Embedded Systems Conference
Breaking News
Comments
Oldest First | Newest First | Threaded View
MButts
User Rank
Author
Basic elements?
MButts   3/13/2014 1:35:04 PM
NO RATINGS
Not much point in showing a bunch of datapaths (in diagrams that render too small to read) without even briefly explaining the round and arrow-shaped elements that run across the top, and how they relate to the micropipeline you introduced before.

I've always been interested in asynchronous logic and once did a few FPGA experiments along these lines, so I'm interested in this work. I just wish there was a little more technique and a fewer examples in your column. Now I'll go take a look at your site. All the best!

Garcia-Lasheras
User Rank
Author
Re: Basic elements?
Garcia-Lasheras   3/13/2014 7:27:02 PM
NO RATINGS
@MButts: "Not much point in showing a bunch of datapaths (in diagrams that render too small to read) without even briefly explaining the round and arrow-shaped elements that run across the top, and how they relate to the micropipeline you introduced before."

The diagrams are just introduced for provding a flashing idea on how the mcropipelined asynchronous logic designs should be implemented from a geometric point of view. For this purpose, this diagrams are just snapshots taken from a complete Xilinx ISE project, where the real logic behind the weird schematic simbols can be studied.

Note that all of them are implemented in schematic mode, as an extra effort to allow visualizing how the signals are really flowng throughout the system.

For a deeper detail of the inner gears under the hood, you should check too the next preprinted paper on Arxiv:

Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach

 

MButts: "I just wish there was a little more technique and a fewer examples in your column. Now I'll go take a look at your site. All the best!"

So, after all,  I've managed to reach my target: leading intersted people as you are to the main AsyncArt project. And, of course, we are open for new members!!

You can fnd my email in the website if interested. Don't hesitate in contacting me if you have any question or request ;-)



Radio
LATEST ARCHIVED BROADCAST
As data rates begin to move beyond 25 Gbps channels, new problems arise. Getting to 50 Gbps channels might not be possible with the traditional NRZ (2-level) signaling. PAM4 lets data rates double with only a small increase in channel bandwidth by sending two bits per symbol. But, it brings new measurement and analysis problems. Signal integrity sage Ransom Stephens will explain how PAM4 differs from NRZ and what to expect in design, measurement, and signal analysis.

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
Special Video Section
The LTC®6363 is a low power, low noise, fully differential ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...