Embedded Systems Conference
Breaking News
Comments
Oldest First | Newest First | Threaded View
3D Guy
User Rank
Author
CEA LETI
3D Guy   3/20/2014 8:13:37 AM
NO RATINGS
I think there is a small typo. CEA-LETI has been working on nm scale TSVs.

rick merritt
User Rank
Author
Re: CEA LETI
rick merritt   3/20/2014 9:15:09 AM
NO RATINGS
@3-D Guy: Fixed.  Thx.

rick merritt
User Rank
Author
Keep out zones
rick merritt   3/20/2014 9:16:27 AM
NO RATINGS
How big an issue is this for your design? What tech challenges, if any, are even bigger?

chipmonk0
User Rank
Author
Re: Keep out zones
chipmonk0   3/20/2014 12:30:41 PM
 " Separately, Terrazon has shown a design using tungsten TSVs that have a high CTE and thus can eliminate the keep-out zone, Reiter notes. "

this statement is absolutely WRONG.

Tungsten has been used instead of Copper to fill TSV vias because it has a LOWER CTE than Cu, almost similar to Silicon hence unlike Cu almost no mismatch stresses during temperature cycling or any effect on device performance ( therefore very small KOZs and the freedom to disperse TSVs throughout the chip and not just at a central location ).

The company that uses W to fill vias is not Terrazon but TEZZARON

The stress field around a filled TSV depends on the square of the Via Dia, the thermal mismatch strain and the modulus of the fill material. Hence the effort now at LETI and elsewhere to try smaller dia TSVs and fill them with lower Mod materials.

Tungsten filling of vias were chosen to satisfy theory and are already in production for Memory chips. The limitation of W is that can't be too long, hence Cu filled vias are preferred for TSVs in interposers ( 2.5-d ).

BTW did this IITC paper from GloFo report any reliability test results ( e,g. temp. cycling effects on the compressive layer in the vias and ultimately surrounding transistors ) ?

The offer of writing a comprehensive article on 3-d TSV technology for EE Times still stands.

 

Deepak1982
User Rank
Author
Re: Keep out zones
Deepak1982   3/20/2014 12:54:43 PM
TSVs can be used to reduce chip-to-chip wire lengths, or to reduce on-chip global wire lengths. For on-chip global wire length reduction, small TSV area is important due to the high TSV densities. If, instead of 5um TSVs with 7um keep-out zones, you have 5um TSVs with <1um keep-out zone, each TSV moves from taking a ~20um region to taking a ~7um region, which represents a 8-9x area reduction. 

Bottom line: Eliminating the keep-out zone will eventually help TSVs reduce on-chip global wire lengths. 

rick merritt
User Rank
Author
Re: Keep out zones
rick merritt   3/20/2014 7:42:53 PM
NO RATINGS
@Chipmonk: I'd be happy to get an article on 3-D TSVs from you. Fire at will.

Thanks for noting the problem --NOW FIXED -- in the text re TEZZARON. It was my error in mistaking the company name and mischaracterizing Herb Reiter's comment.

Astronut0
User Rank
Author
Re: Keep out zones
Astronut0   3/21/2014 5:15:24 PM
NO RATINGS
Good catch, chipmonk0.  Thanks!



Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

ESC Boston 2015 Sneak Peek! Embedded Systems That Glow in the Dark
Max Maxfield
Post a comment
Some time ago, I asked my mom what she knew about radiation. She replied that she didn't know much about it at all; all she did know was that she didn't want to be in the same room as ...

Chris Wiltz, Managing Editor, Design News

10 Greatest Hoaxes in the History of Engineering
Chris Wiltz, Managing Editor, Design News
4 comments
You'll probably be reading your fair share of fake headlines on April 1, but phony tech news - both for scams and humor - aren't anything new. The history of science and technology is rife ...

Bernard Cole

A Book For All Reasons
Bernard Cole
3 comments
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

latest comment mjlinden Thanks for your input!
Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
5 comments
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll