Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
AD2010
User Rank
Author
Cell area or Memory Density
AD2010   3/26/2014 4:45:58 PM
NO RATINGS
The most important point for DRAM is memory density ( total Memory divided by the  cell area).

In the future, cell area will not scale well but the total memory density will probably keep increasing with every technology node.

The difficulty in DRAM scaling comes from the big capacitor that does not scale well.

DRAM has moved from 8F2 to 6F2 and may move to 4F2. Extensive Stacking will increase the memory density. Or Wide IO will be adopted. Packaging will became part of the DRAM road map.

TanjB
User Rank
Author
Re: 6F2 method not fully accurate to detrmine F
TanjB   3/26/2014 12:02:09 PM
NO RATINGS
Scotten nailed it.  The nm rating has become meaningless, like GHz on CPUs in the Pentium era.  Time to rethink what is important, not just track the marketing spin of the chip companies.  This is analysis, not marketing, right?

In DRAM the size of the bit cell is the bottom line.  It is interesting to know they nearly halved the size of the bit cell by tweaking all the margins and barely reducing the feature width.  This tells us two things: it really should be a more cost effective chip, and Wow they are struggling to make DRAM smaller in any fundamental way.

It will be interesting to see what the 8Gb chip looks like.  Bigger die maybe?  Maybe improve the ratio of the chip area which is used for memory cells?

AD2010
User Rank
Author
6F2 method not fully accurate to detrmine F
AD2010   3/26/2014 11:42:48 AM
NO RATINGS
6F2 calculation works well only if the cell layout matches the wordline (WL) and bitline (BL) pitches, which mean the WL pitch is 2F and BL pitch is 3F and the product gives 6F2.

But as it is not a perfect 6F2 layout, because slanted active areas are employed the 6F2 does not work.

For example, if F= 29 nm  as you suggest, then for an ideal 6F2, the device should have

BL: 29 x3= 87 nm but this Samsung 2x nm device has BL =76 nm

Similarly

WL pitch should have been: 29 x 2= 58 nm but the WL pitch measured in this device is 66nm.

DRAM mode was defined by half wordline pitch and since last two generations Samsung is using the minimum litho feature size as their F.   

ScottenJ
User Rank
Author
Feature Size
ScottenJ   3/26/2014 10:57:14 AM
NO RATINGS
It seems to me that since these are 6F2 cells then F = sqrt(A/6).

The 3x process is 38nm and the 2x process is 29nm.

Then there is no more argument over what feature to measure.

AD2010
User Rank
Author
Technology node
AD2010   3/26/2014 8:25:20 AM
NO RATINGS
Until 4x node, half wordline pitch was the defining parameter for technology node of DRAM.

But since 3x node Samsung and SK-Hynix are using half of the STI pitch as the technology node because it is their smallest feature.

Micron still uses the conventional definition.

In this case, the half  WL pitch is 33 nm  and the  half STI pitch is 26 nm. So it is 2x nm.

Thanks

Arabinda Das

resistion
User Rank
Author
Good breakdown
resistion   3/25/2014 11:35:08 PM
NO RATINGS
You never know what the 2X is referring to. Here the WL is 33 nm hp.



Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

March 28 is Arduino Day -- Break Out the Party Hats!
Max Maxfield
6 comments
Well, here's a bit of a conundrum. I just received an email from my chum David Ashton who hails from the "Unfinished Continent" Down Under. David's message was short and sweet; all he said ...

Bernard Cole

A Book For All Reasons
Bernard Cole
1 Comment
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
5 comments
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll