Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 5   >   >>
wilber_xbox
User Rank
Manager
Re: 20 is planar
wilber_xbox   3/31/2014 2:25:46 AM
NO RATINGS
what i mean in terms of hitting the wall was cost. The cost of production at lower technology is already so high that additional cost of production can be justified for specfic components only. 

AKH0
User Rank
Freelancer
Re: 20 is planar
AKH0   3/30/2014 10:43:56 AM
NO RATINGS
I am not sure what you mean by FDSOI hitting the wall after 14nm. But if you are referring to arguments made based on the channel thickness required for a given gate length, they are not technology drivers. For many generations gate length had nothing to do with the node name. 14nm FinFET is using a gate length in the range of 30-50 nm depending on the leakage requirement. FDSOI is using 25nm. Going forward to 10nm all you need is to add self aligned contact, a card Intel already played at 22nm, but foundry didn't yet. I agree the amount of learning on FinFET is much larger simply because much more money goes into that. But I have heard so far is not so encouraging news. Here is one example: 6 months ago, a reputable foundry claimed they did 4 test chip tape outs on 14nm FinFET with one of their partners, including a tiny arm core. When the audience asked multiple questions about power and area advantage over 20nm planar, the answer was " we did not optimize for power or area". I sincerely hope they had much better data ever since, but 4 tape outs for a tiny core - not full SOC- is more than enough.

wilber_xbox
User Rank
Manager
Re: 20 is planar
wilber_xbox   3/30/2014 2:46:34 AM
NO RATINGS
Not many companies are pushing FDSOI. There are clear advantages and disadvantages in both FinFET and FDSOI. But i think bigger companies are going the path of FinFET so that they get early learning on FinFET as FDSOI will hit wall after 14nm.

wilber_xbox
User Rank
Manager
Re: Intel's cost per transistor different
wilber_xbox   3/30/2014 2:42:54 AM
NO RATINGS
The main driving for cost is technology limitations so instead of only pushing the technology we should look for right desing and technology combination. Right now a designer has no visibility on whether a particular design is feasible in advance technology so rethinking and innovation is the step forward.

3D Guy
User Rank
Manager
Re: 20 is planar
3D Guy   3/30/2014 1:42:52 AM
NO RATINGS
A bulk Si wafer is ~$150 today, and a FDSOI wafer will realistically cost $750 or so in the first few years of the technology (if SOITEC solves the yield issues I hear about due to non-uniform Si thicknesses). That's $600 more... sure, maybe some of that cost could be reduced due to saved mask steps... Why should FDSOI be much cheaper than Finfets? Companies like Intel have already gone the bulk Finfet route and have gotten it to yield (finally!). 

  

rick merritt
User Rank
Author
Re: 20 is planar
rick merritt   3/29/2014 8:41:16 PM
NO RATINGS
@Handel: So if the 20nm issues will be fixed, why are you making this point about moving to FD-SOI?

3D Guy
User Rank
Manager
Re: Intel's cost per transistor different
3D Guy   3/29/2014 8:34:38 PM
NO RATINGS
Samsung doesn't have availability now since Apple is consuming a fair bit of their capacity. In fact, there are rumors of Samsung renting capacity from other foundries to make 14nm parts for Apple

rick merritt
User Rank
Author
Re: Intel's cost per transistor different
rick merritt   3/29/2014 8:34:17 PM
NO RATINGS
To SemiWiki and all others who have any info on foundry availability and cost at 20nm and below.


I am working on a follow up about this. If you have infornmaiton to share contact me at rick.merritt@ubm.com

alex_m1
User Rank
CEO
Re: Is there a market saturation issue?
alex_m1   3/29/2014 5:04:21 PM
NO RATINGS
@jeffreyrdiamond

The GPU market could grow alot with virtual reality - it uncertain how much compute power will be required require to achieve high end virtual reality experience , and most likely there's a lot of growth in that market as shown by facebook ackuiring a VR company, oculus rift, for $2 billion.

SemiWiki.com
User Rank
Rookie
Re: Intel's cost per transistor different
SemiWiki.com   3/29/2014 1:14:51 AM
NO RATINGS
Quoting Mark Bohr is bad enough, but your "commonly known information is incorrect." Samsung has 14nm and they are ahead of TSMC, so to say TSMC has no competition at 14nm is wrong. And Samsung wafer pricing is very aggressive so expect transistor cost scaling to increase. Which is what the fabless semiconductor ecosystem is all about, competition.

<<   <   Page 2 / 5   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Dr. Duino Diagnostic Shield Deduces Dilemmas in Arduino Shield Stacks
Max Maxfield
9 comments
As you are probably aware, I'm spending a lot of my free time creating Arduino-based projects, such as my Inamorata Prognostication Engine, my BADASS Display, and my Vetinari Clock.

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)