Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 3 / 3
Gondalf
User Rank
Freelancer
Re: FD-SOI and AMD
Gondalf   4/5/2014 6:11:25 PM
NO RATINGS
1 saves
No Amd has shifted to bulk definitively.

The STM micro bias has omitted the necessity of dual patterning at 20nm FD SOI, double patterning and some quadruple at 14nm FD SOI etc....

The interconnection thikness is not related with the type of transistor and with exotic substrates. 

The real cost is in interconnection and most of the costs of research are devoted to its improvement at the finest nodes.  

Fottemberg
User Rank
Rookie
FD-SOI and AMD
Fottemberg   4/5/2014 5:13:56 PM
NO RATINGS
Will AMD produce CPUs or GPUs on FD-SOI during 2014?

Gondalf
User Rank
Freelancer
STM micro bias
Gondalf   4/5/2014 3:59:50 PM
NO RATINGS
Estimated....estimated....estimated.

Nobody knows the real wafer cost at TSMC or Intel on 22/20nm , not even STM.

Moreover STM has yet to give hard numbers about superiority of FD SOI versus FinFet in high power, medium power, low power, very low power transistors.

STM is obscure....smoky. What about the comparison between FD SOI and Bulk??? why not between FD SOI and Bulk + FinFet ??? strange thing indeed !!

All the industry is going to FinFet, following Intel that has a three years lead and experience over all contenders in high volume shipment of FinFet devices.

I assume that Intel has chosen FinFet over SOI because it gives the better performance, the lower power consumption and the lower per wafer cost at 22/14/10nm nodes.

No matter what is saying STM, all the foundries have done definitively their choice.......FinFet. The history is written right now.

resistion
User Rank
CEO
Self-heating
resistion   4/4/2014 9:46:42 PM
NO RATINGS
1 saves
Although double patterning is certainly a signficant barrier, a more aggressive shrinking (<0.7x) could bring back some more returns. Actually, the greater concern for me is the self-heating that could be aggravated in these thin silicon devices (FDSOI and FinFET). It's harder for heat to move away from hot spots in thin silicon. Even in the Intel trigate case, it has to move down from the narrowest point (the apex).

<<   <   Page 3 / 3


Most Recent Comments
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Steve Wozniak Reacts to Latest iPhone
Max Maxfield
9 comments
Funnily enough, just a few days ago as I pen these words, I was chatting with my wife (Gina the Gorgeous) when she informed me that -- as a kid -- she had never played at making a ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)