Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
fundamentals
User Rank
Manager
FPGAs as ASIC Alternatives
fundamentals   4/22/2014 11:55:39 AM
NO RATINGS
I am one of those who is old enough to remember similar statements about 1.0 micron, 0.35 micron, and 0.18 micron CMOS technologies.  The past claims that these technologies were going to be the bread-and-butter of the industry and provide lower cost for years to come has proven false.  I predict that the same thing will happen to 28nm too.

The march to smaller technologies may slow down a bit, but it will continue.  Today 14nm chips may be more expensive than 28nm chips due to yield issues. But that will change in a few years (less than five!)  The mask costs will always be high, but the mask costs are irrelevant to FPGA vendors.  They only care about wafer costs and yield.  The mask costs hurt ASIC starts, but they have very little impact on FPGA development or FPGA pricing.

Quix0
User Rank
Rookie
Prototyping vs Production
Quix0   4/22/2014 7:01:02 AM
NO RATINGS
As the title suggests the author is focusing on use of FPGAs for production quantities - which may be dominant segment for FPGA companies in terms of revenue. I can see how the trade-offs work out between FPGA and an older node make sense for production use. The suggested solution seems to target this.

Where FPGAs are used for ASIC prototyping the concern we face is performance slow-down which prevents us from running a real-time prototype. E.g. prototyping an ASIC targeted to 40nm std cell design when prototyped on an FPGA device using 28nm, I have seen slow down of 10X to 30X. Are there any efforts on to solve this issue?

Or_Bach
User Rank
Rookie
EE Time Recent Survey
Or_Bach   4/22/2014 3:22:02 AM
NO RATINGS
Just published EE Time survey <http://www.eetimes.com/document.asp?doc_id=1322014> report an interesting trend: "FPGA use is trending steadily down from 45% six years ago (not shown) to 31% last year," - it seems supporting this blog conclusion 

DF0
User Rank
Rookie
FPGA vs. ASIC
DF0   4/21/2014 7:40:34 PM
NO RATINGS
"In this paper, we have presented empirical measurements quantifying the gap between FPGAs and ASICs for core logic. We found that for circuits implemented purely using the LUT based logic elements, an FPGA is approximately 35 times larger and between 3.4 to 4.6 times slower on average than a standard-cell implementation." [emphasis mine]


Most contemporary FPGAs have a lot of specialized logic.  These parts contain components such as memory blocks, Multiply-Adders, high-speed PHYs/MACs, etc.  Altera and Xilinx even make parts that combine what's essentially an ARM SoC with a programmable fabric.  On designs that can benefit from these components, like signal processing chains, the FPGA penalty is considerably lower.

TanjB
User Rank
Rookie
Mask costs seem quite small
TanjB   4/21/2014 5:15:07 PM
NO RATINGS
You suggest mask costs as a driver for a switch to FPGA, but your chart does not show mask costs to be dominant.  The "design" part of the chart shows the most dramatic growth as designs scale down.  Why is that, what are the contributions to the rise in design cost?  How do the costs break down in FPGA vs. other semis?  Have design costs scaled less for FPGA?

I would think that time-to-market would be a bigger driver than mask costs.  After all, for FPGAs to become a large part of the market they would need to be made in large volumes, at which point their larger size and cost per function would easily overhang the mask costs.

Time to market can be very expensive in terms of opportunity cost.  Plus, the big SOCs these days have everything and a kitchen sink thrown onto the die - just power down the parts you do not need.  This competes indirectly with FPGA, where you also buy oversized silicon in order to get just what you need.  Finally, in a low power world where mobile devices of all kinds are the growth drivers, are FPGA coming in at low enough power, even if they ace the rest of the problem and you can reach market fast?

I would guess that the strongest parts of the market for FPGA are things which FPGA excel at, like reconfigurable signal processing, or system prototyping, or low to mid volume specialized pipelines.  The things they have always been good at, rather than displacing other segments of the market?

<<   <   Page 2 / 2


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Aging Brass: Cow Poop vs. Horse Doo-Doo
Max Maxfield
41 comments
As you may recall, one of the things I want to do with the brass panels I'm using in my Inamorata Prognostication Engine is to make them look really old. Since everything is being mounted ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
18 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)