Breaking News
Comments
DrFPGA
User Rank
Author
Just count the number of times
DrFPGA   4/22/2014 10:41:15 AM
NO RATINGS
complementary shows up in the news item. A sign of considerable marketing spin being applied...

R_Colin_Johnson
User Rank
Author
Re: Just count the number of times
R_Colin_Johnson   4/22/2014 12:12:25 PM
NO RATINGS
Yes, Cadence did repeatedly claim that their tools were "complementary" to Jasper's, which I think you are correctly interpreting as meaning Jasper's formal verification suite fills a gaping hole in Cadence's offerings. Of course, there is also the issue of overlap. When I asked Cadence about overlap between the two toolsets and how integration would be accomplished they hedged, saying it was too early in the acquisition process to say how JasperGold Apps would be integrated with Cadence's System Development Suite, or even whether Jasper's design team would be folded into Cadences's or left alone in their own facility (the two companies are only about 10 miles apart in Silicon Valley). Good catch. Thanks.

Kinnar
User Rank
Author
Re: Just count the number of times
Kinnar   4/22/2014 1:35:30 PM
NO RATINGS
That way it will, may be require some time to come out with the complete working set of tools. May be there will require manpower who can understand both the tools sets perfectly to tightly integrate with each other.

wilber_xbox
User Rank
Author
Re: Just count the number of times
wilber_xbox   4/23/2014 11:31:25 AM
NO RATINGS
There is consolidation going on the chip design, test and verification domain. With technology becoming more complex and companies looking down to cut chip manufacturing costs, only companies with deep pockets will be able to provide the valuable innovations.

Kinnar
User Rank
Author
Re: Just count the number of times
Kinnar   4/24/2014 2:13:20 PM
NO RATINGS
If this is the way and pace the technology advances, it will be really very tough to afford the cost of tools used to implement latest technologies. You are right only deep pockets will be able to afford the latest tools.

mohov0
User Rank
Author
congrats!
mohov0   4/22/2014 2:07:32 PM
NO RATINGS
to Kathryn Kranen, President and CEO of Jasper, a great female business executive!

AnySilicon
User Rank
Author
Infographic
AnySilicon   4/23/2014 11:36:01 AM
NO RATINGS
nice infographic of Cadence acquisions: http://anysilicon.com/cadence-mergers-and-acquisitions-history-infographic/

R_Colin_Johnson
User Rank
Author
Re: Infographic
R_Colin_Johnson   4/23/2014 3:04:02 PM
NO RATINGS
Yes, I meant to add some perspective by emumerating some of the recent acquisitions, but they are all summarized in this cool infographic. Thanks!



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
LATEST ARCHIVED BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.

Brought to you by:

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...
Like Us on Facebook
Special Video Section
Once the base layer of a design has been taped out, making ...
In this short video we show an LED light demo to ...
The LTC2380-24 is a versatile 24-bit SAR ADC that combines ...
In this short video we show an LED light demo to ...
02:46
Wireless Power enables applications where it is difficult ...
07:41
LEDs are being used in current luxury model automotive ...
With design sizes expected to increase by 5X through 2020, ...
01:48
Linear Technology’s LT8330 and LT8331, two Low Quiescent ...
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...