REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
R_Colin_Johnson
User Rank
Author
Re: That would be ideal for power gating switches...
R_Colin_Johnson   5/7/2014 11:34:42 AM
NO RATINGS
Of course, stacking memory is the most obvious application, but I'm sure that when designers put on their thinking cap they'll find many more useful applications of having active devices within the metalization layers--just like you did.

vlsi_guy
User Rank
Author
That would be ideal for power gating switches...
vlsi_guy   5/7/2014 11:21:52 AM
NO RATINGS
Assuming idrive is good, leakage is comparable or better, and low source/drain resistance we could have these power gating (e.g., header switches) up near the top of the BEOL. Rather then now, where we have to go all the way down to FEOL then post switch route back up to upper layers just to distribute current back down to functional devices.

Sign me up :-)

 

<<   <   Page 2 / 2


Most Recent Comments
realjjj
 
Wilco1
 
realjjj
 
realjjj
 
calendar
 
realjjj
 
spike_johan
 
photonic
 
chipmonk0
Like Us on Facebook