Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 5   >   >>
Max The Magnificent
User Rank
Blogger
Re: suggested name for this FPGAs
Max The Magnificent   9/19/2014 10:11:03 AM
NO RATINGS
@Nadamuni: Being the programmable Gate arrays this may be named as GASoC - Gate Array SoCs

This might have worked when FPGAs were predominantly arrays of programmable elements, but these days they contain so much more "stuff" that the term "gate array" just doesn't reflect what they are and do.

Happy Friday, by the way :-)

Max The Magnificent
User Rank
Blogger
Re: ASSP
Max The Magnificent   9/19/2014 10:08:48 AM
NO RATINGS
@BisDevGuy: Wow Max, cudoes for writing a short article that get's so much attention and debate.

Thank you so much for your kind words. I've found that this is the sort of topic that really trips a lot of folks up -- those of us who are deep in the thick of it know what other people mean when they use these terms, but a lot of people get really confused. I usually include a brief overview of this when I do an FPGA talk, and there's almnost invariably a couple of people who say "So that's what xxx means!"

Nadamuni
User Rank
Rookie
suggested name for this FPGAs
Nadamuni   9/19/2014 6:30:51 AM
NO RATINGS
Being the programmable Gate arrays this may be named

as GASoC - Gate Array SoCs

 

Ramesh Nadamuni

India

BisDevGuy
User Rank
Rookie
Re: ASSP
BisDevGuy   7/9/2014 6:52:32 PM
NO RATINGS
Wow Max, cudoes for writing a short article that get's so much attention and debate. To your original question, I recall Altera being the first to use the term System on Programmable Chip (SOPC) back about 15 years ago when they had the Excalibur product line. I always thought this term was sufficient for similar devices including those from Xilinx. However, since these devices were not that popular back then, the need for an industry term focused on a new breed of programmable silicon devices wasn't so necessary.

As George pointed out in an earlier post, today, the lines are becoming much more blurred in terms of what Altera and Xilinx offer versus full custom devices. Today, traditional ASIC/ASSP development teams are including FPGA capability in their devices. Some of this integration is occuring within one monolithic device and some are integrating with 2.5/3D techniques. With that in mind, I think we should revert back to naming the device based simply on how it will be applied in the overall system and call it either an ASIC, ASSP. Almost all of these will contain some sort of processor and incude some memory....so it might be time to retire the term SoC too. 

Max The Magnificent
User Rank
Blogger
Re: Field Programmable ASSP
Max The Magnificent   6/27/2014 10:07:57 AM
NO RATINGS
@edastech: What about SOPC ? System on programmable chip

I like it!

edastech
User Rank
Rookie
Re: Field Programmable ASSP
edastech   6/27/2014 12:52:41 AM
NO RATINGS
What about SOPC ? System on programmable chip and every system is having atlest one processor Regards Rajesh

Max The Magnificent
User Rank
Blogger
Re: Field Programmable ASSP
Max The Magnificent   6/25/2014 2:24:27 PM
NO RATINGS
@AZskibum: ...by the way, isn't everything a mixed-signal IC?

Don't start going all Zen on me! LOL

AZskibum
User Rank
CEO
Re: Field Programmable ASSP
AZskibum   6/25/2014 2:19:03 PM
NO RATINGS
"This is very interesting -- something to think about -- the capitalization of FP and ASSP remonds me of the a/D (little 'a' big 'D'), A/D, and A/d (big 'a' little 'D') to talk about mixed-signal chips and indicate the relative amount of the analog and digital functionality."


I too have often used the terms "Big A/Little D" and "Big D/Little A" for mixed-signal ICs -- by the way, isn't everything a mixed-signal IC? -- but those terms relate just as much to design methodology as they do to the relative amount of analog vs digital content. Big A/Little D can be thought of as "schematic on top" and Big D/Little A can be thought of as "netlist on top." The former refers to traditional analog design methodology and the latter refers to traditional digital design methodology.

Choosing the optimum methodology for a particular mixed-signal design can make a big difference in die size, performance and schedule.

George Janac
User Rank
Rookie
Re: Field Programmable ASSP
George Janac   6/25/2014 1:11:26 PM
NO RATINGS
Important thing about FPASSP is everyone is trying to expand their markets. FPGA is trying expand their reach by adding ASSP content which is small enough in dies size not to radicaly increase their high device costs. The ASSP vendors are willing to add a FPGA or programmable die area to offset their high NRE costs by making their devices suitable in adjacent applications.

But all this is a problem, and an opportunity. FPGA customers now have to use IP for which they must write drivers and do software. Work they are not used to. ASSP users now have to understand how to deal with non-fixed resources and tools that program them. Both sides need new support from EDA, IP, and software. Simply a manner ot economics and how architectures map onto devices.

Max The Magnificent
User Rank
Blogger
Re: Field Programmable ASSP
Max The Magnificent   6/25/2014 10:34:06 AM
NO RATINGS
@George Janac: The capitalization of FP and ASSP reflects the dominant partition in the device.

This is very interesting -- something to think about -- the capitalization of FP and ASSP remonds me of the a/D (little 'a' big 'D'), A/D, and A/d (big 'a' little 'D') to talk about mixed-signal chips and indicate the relative amount of the analog and digital functionality.

Page 1 / 5   >   >>


Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Vetinari Clock: Additional Possibilities
Max Maxfield
12 comments
In my previous blog on the topic of my Vetinari Clock project, we pondered a number of possibilities for the positioning of switches on the front panel, and we ended up with a number of ...

Jolt Judges and Andrew Binstock

Jolt Awards: The Best Books
Jolt Judges and Andrew Binstock
1 Comment
As we do every year, Dr. Dobb's recognizes the best books of the last 12 months via the Jolt Awards -- our cycle of product awards given out every two months in each of six categories. No ...

Engineering Investigations

Air Conditioner Falls From Window, Still Works
Engineering Investigations
2 comments
It's autumn in New England. The leaves are turning to red, orange, and gold, my roses are in their second bloom, and it's time to remove the air conditioner from the window. On September ...

David Blaza

The Other Tesla
David Blaza
5 comments
I find myself going to Kickstarter and Indiegogo on a regular basis these days because they have become real innovation marketplaces. As far as I'm concerned, this is where a lot of cool ...