Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
Kinnar
User Rank
Author
Re: Better for thermal but not size
Kinnar   7/19/2014 12:39:46 AM
@msporer : You have rightly pitched the discussion, very nice explanation. Thanks for the producing explanations using thickness in numbers.
I would like to add here, the increasing heat as the size of die increases is due to the bulk of semiconductor itself as it is not a complete conductor, we can say partly resistor and partly conductor. So if the size increases the heat will surely increase. So its again an area of research for semiconductor designers, thermal engineers will be less responsible for it. This is purely my opinion.

msporer
User Rank
Author
Re: Better for thermal but not size
msporer   7/18/2014 4:03:56 PM
NO RATINGS
In the context of stacking 3D memory next to a non-TSV host device:

True 3D stacking with TSV in active silicon uses a 10um diameter TSV and a 100um thick wafer. Depending on how many layers could result in 500 to 1000 um total thickness for the stack.  This is right within the range of a standard non-TSV die. It is possible to thin the non-TSV die to be the same height as the TSV stack to alleviate major height difference issues. Any minor differences in height will be taken up by the Thermal Interface Material.

Until the thermal conductivity in the 3D stack can be improved, it is only suitable for low power (<10W) memories such as DRAM. Stacking on top of a processor will be limited by thermal and should be expected first in the mobile space.  There are many thermal issues to be solved before stacking DRAM on top of a high power processor can be considered.

It would be great if there was an equivalent to Moore's Law for mechanical/thermal engineers, but unfortunately advances in those field are not as rapid as with semiconductor manufacturing. If there were we would all have flying cars, etc.

Kinnar
User Rank
Author
Re: Better for thermal but not size
Kinnar   7/18/2014 2:05:10 PM
NO RATINGS
True, the individual layer will be reduced in thickness, but the 3D stack of the thin layers will be increased in the thickness, and this will require different treatment for sinking heat as compared to heat sinking methods in the 2D chips.

msporer
User Rank
Author
Re: Better for thermal but not size
msporer   7/14/2014 7:13:51 PM
NO RATINGS
TSV interconnect requires the die are significantly thinned, so the stack of DRAM could be possibly thinner than an adjacent non-TSV die.  On the other hand, even though silicon has reasonably good thermal conductivity I understand that very high power processors are thinned to improve heat transfer to the heatsink/spreader which has an even better conductivity.

Kinnar
User Rank
Author
Re: Better for thermal but not size
Kinnar   6/25/2014 5:11:09 AM
NO RATINGS
HMC will be increasing the thickness of the chip, so sinking heat will be a all the way different matter as compared what we are doing today.

rick merritt
User Rank
Author
Check, please!
rick merritt   6/24/2014 4:59:47 AM
NO RATINGS
I know they are going after cost-insensitive apps first because the cost is so high, but I'd be interested if anyone knows and can give some HMC cost information, even just relative to an existing Xeo Phi with external memory.

R_Colin_Johnson
User Rank
Author
Re: Better for thermal but not size
R_Colin_Johnson   6/23/2014 5:41:47 PM
NO RATINGS
No one mentioned the size of the package, but I think you've aptly described it.

resistion
User Rank
Author
Better for thermal but not size
resistion   6/23/2014 5:36:16 PM
NO RATINGS
It's easier to heat sink, but the package must be huge.



Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

ESC Minneapolis 2015 Sneak Peek! Baking Pis in Africa
Max Maxfield
Post a comment
One of the great things about my job is that so many interesting people get to meet me I get to meet so many interesting people (LOL). For example, I just received an email from Kurtis ...

Bernard Cole

A Book For All Reasons
Bernard Cole
1 Comment
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
5 comments
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll