Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
Author
Re: EUV update
resistion   7/26/2014 10:52:00 PM
NO RATINGS
The reason they changed to wafers per day, is not only that they cannot get enough wafers per hour, but also the EUV machine is not (or cannot be) up 100% of the day. So even if the WPH is quite reasonable, with the extended downtime, it still reduces the throughput, that is measured in wafers per day.

resistion
User Rank
Author
Re: What did you hear?
resistion   7/19/2014 6:33:31 AM
NO RATINGS
It's the right idea, it looks like you are referring to the example of double patterning using two exposures, for a single layer. More generally, overlay is referring to the interaction between successive layers, so that they link up properly. Multiple exposures does have higher risk than single exposure. But these recent new single-exposure technologies have their own sources contributing overlay error. Meanwhile multi-patterning is heading toward self-aligned approaches.

resistion
User Rank
Author
Re: What did you hear?
resistion   7/19/2014 6:25:50 AM
NO RATINGS
When patterning a first layer, the features deviate from their positions within a tolerance. Then when the next layer is patterned over the first layer, those features also deviate from their positions within a tolerance. If the tolerances are followed, there should be no risk of broken connections, line shorts, etc.

rick merritt
User Rank
Author
Re: What did you hear?
rick merritt   7/18/2014 8:52:26 PM
NO RATINGS
@Alex: I am no expert, but I assume it is when you are doing a second litho pattern for a critical dimension and it does not line up within given tolerances with the previous pattern.

Someone correct me if I am wrong.

alex_m1
User Rank
Author
Re: What did you hear?
alex_m1   7/18/2014 4:28:53 AM
NO RATINGS
What's an overlay error?

resistion
User Rank
Author
Re: What did you hear?
resistion   7/18/2014 2:18:04 AM
NO RATINGS
Ok, but if there is an overlay error issue, especially from the new patterning technologies, then there's nothing that can be done.

alex_m1
User Rank
Author
Re: What did you hear?
alex_m1   7/17/2014 12:54:33 PM
NO RATINGS
@resistion:i think the case of 3-4 real logic layers + 1 repair layer might be interesting economically and might offer enough defence against defects to make those methods(self assmbly,imprints) useful.

 

resistion
User Rank
Author
Re: What did you hear?
resistion   7/17/2014 5:51:49 AM
NO RATINGS
Thanks, alex_m1. The concept of this repair layer sounds interesting, but of course, it's still cheaper to have all the layers within defect tolerances to begin with (so then you could go on to heterogeneous integration).

alex_m1
User Rank
Author
Re: What did you hear?
alex_m1   7/17/2014 2:43:53 AM
NO RATINGS
Resistion: the way i understood it , you build 2 equivalent layers on top of one another, And for gate(or cell) you choose which layer 2 use after manufacturing - using boundary scan for detection and e-beam for the repair. more details in [1].


Assuming defects are uncorrelated between layers(big assumption), this greatly decreases you defect probability.

 

[1]http://www.monolithic3d.com/ultra-large-integration---redundancy-and-repair.html

resistion
User Rank
Author
Re: EUV update
resistion   7/16/2014 11:16:19 PM
NO RATINGS
The units for EUV throughput are really wafers per day, and 200 is the current capabilty: http://seekingalpha.com/article/2318615-asml-holdings-asml-ceo-peter-wennink-on-q2-2014-results-earnings-call-transcript?part=single

They would like to go to 500 this year and eventually 1500 wafers/day. Their immersion meanwhile already does >5000 wafers/day.

Page 1 / 2   >   >>


Radio
NEXT UPCOMING BROADCAST
In conjunction with unveiling of EE Times’ Silicon 60 list, journalist & Silicon 60 researcher Peter Clarke hosts a conversation on startups in the electronics industry. One of Silicon Valley's great contributions to the world has been the demonstration of how the application of entrepreneurship and venture capital to electronics and semiconductor hardware can create wealth with developments in semiconductors, displays, design automation, MEMS and across the breadth of hardware developments. But in recent years concerns have been raised that traditional venture capital has turned its back on hardware-related startups in favor of software and Internet applications and services. Panelists from incubators join Peter Clarke in debate.
Most Recent Comments
Flash Poll
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Special Video Section
The LT®3042 is a high performance low dropout linear ...
Chwan-Jye Foo (C.J Foo), product marketing manager for ...
The LT®3752/LT3752-1 are current mode PWM controllers ...
LED lighting is an important feature in today’s and future ...
Active balancing of series connected battery stacks exists ...
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...