@Rick: You may have been to Nikon's Lithovision (held adjacent to SPIE's Lithography conference) in the past on this EUV topic. As far back as 5 years (I have not been there in the last two years), attendees were told EUV is almost here and migrating to the next tech node is guaranteed to work! I am sure you heard about this proclamation for 28nm onward to what is now 7/9nm nodes. Yet EUV still remains a mirage!
IBM did indeed have a minor breakthrough exposing 637 wafers at 20mJ/cm2 in 24 hours with a machine running at 77% uptime. IBM admited from the outset this was NOT enough to make EUV viable for the 10nm node. Everyone, IBM included, is still HOPING EUV will be ready for 7nm node at the earliest.
The real breakthoughs will be getting 100+ wafers/HOUR out at something more like 50mJ/cm2 with good, useable wafers patterned at the dimensions needed for10-7nm node work.
Let's cross our fingers some brilliant engineers can make that happen in the next 12 months!
In the absence of published data, I would have to concur with Mr. Robert Maire's observations, including his point on using wafers with resists. But I wouldn't go as far as saying "All that happened was that wafers were moved from the input FOUP to the output FOUP!" I think there was more accomplished here than that!
IBM did admit that the testing scope was limited to "power level and reliability" studies of the EUV source. How ever, I disagree with the statement "Putting resist on the wafers would have had no value whatsoever", the EUV study would have gone much further using wafers with resists.
I am not sure if the announcement warranted the run up in stock prices!
As we unveil EE Times’ 2015 Silicon 60 list, journalist & Silicon 60 researcher Peter Clarke hosts a conversation on startups in the electronics industry. Panelists Dan Armbrust (investment firm Silicon Catalyst), Andrew Kau (venture capital firm Walden International), and Stan Boland (successful serial entrepreneur, former CEO of Neul, Icera) join in the live debate.