Design Con 2015
Breaking News
Comments
Oldest First | Newest First | Threaded View
Page 1 / 3   >   >>
Susan Rambo
User Rank
Blogger
Intel's eDRAM
Susan Rambo   8/7/2014 6:32:48 PM
NO RATINGS
I'm curious to know what engineers' opinions are of the eDRAM. Techinsights has an interesting analysis of the technology here.

resistion
User Rank
CEO
Re: Intel's eDRAM
resistion   8/7/2014 6:43:41 PM
NO RATINGS
Power saving is limited by constant refresh of eDRAM.

Susan Rambo
User Rank
Blogger
Re: Intel's eDRAM
Susan Rambo   8/7/2014 7:34:27 PM
NO RATINGS
Interesting. The article only mentions "The eDRAM also required 1/5 of the keep-alive power compared with an SRAM device." Could you explain more about eDRAM's constant refresh and is that something that would be fixed someday, do you think?

resistion
User Rank
CEO
Re: Intel's eDRAM
resistion   8/7/2014 8:05:34 PM
NO RATINGS
The DRAM will leak charge without a refresh, which requires power frequently every second. SRAM doesn't. Maybe SRAM doesn't sleep well enough anymore to conserve standby continuous power? What happened to near-threshold operation?

xys
User Rank
Rookie
Re: Intel's eDRAM
xys   8/8/2014 12:09:49 AM
NO RATINGS
What is differenceof performance between Intel's L4 cache with eDRAM and regular DDR SDRAM on motherboard?

--

xys

TanjB
User Rank
Rookie
Re: Intel's eDRAM
TanjB   8/8/2014 1:42:32 AM
NO RATINGS
Refresh seems to consume about 0.5W.  The L4 latency is about half that of DDR channels, and the bandwidth about the same as 4 DDR4.  Typical hit rate 95% (that would be remarkably good in general, but maybe the gamer market is what they aim at where locality might be better).

Not clear this is better than a Memory Cube.  But probably much cheaper.

resistion
User Rank
CEO
Re: Intel's eDRAM
resistion   8/8/2014 2:23:41 AM
NO RATINGS
IIRC, refresh rate is lower for eDRAM, but not 0.

Violoncelles
User Rank
Rookie
on chip eDRAM at IBM
Violoncelles   8/8/2014 3:03:24 AM
NO RATINGS
IBM has been using on chip eDRAM on its chips for more than a decade .

resistion
User Rank
CEO
Re: Intel's eDRAM
resistion   8/8/2014 1:00:17 PM
NO RATINGS
I know they were starting to use 8T SRAM, that was a sign of problems for 6T. I assume the refresh controller will only refresh cells containing data. These could be sparse.

aarunaku
User Rank
Rookie
Re: on chip eDRAM at IBM
aarunaku   8/8/2014 1:10:17 PM
NO RATINGS
@ Viollencelles,

You are absolutely right. I wonder what is different about Intel's version of eDRAM vs. IBM. Is it SOI vs. Bulk?

Page 1 / 3   >   >>


Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Are Today's Designs Bound by the Constraints of Yesteryear?
Max Maxfield
25 comments
As part of my ongoing Pedagogical and Phantasmagorical Inamorata Prognostication Engine project (try saying that 10 times quickly), I'm working with Jason Dueck from Instrument Meter ...

Jolt Judges and Andrew Binstock

Jolt Awards: The Best Books
Jolt Judges and Andrew Binstock
1 Comment
As we do every year, Dr. Dobb's recognizes the best books of the last 12 months via the Jolt Awards -- our cycle of product awards given out every two months in each of six categories. No ...

Engineering Investigations

Air Conditioner Falls From Window, Still Works
Engineering Investigations
2 comments
It's autumn in New England. The leaves are turning to red, orange, and gold, my roses are in their second bloom, and it's time to remove the air conditioner from the window. On September ...

David Blaza

The Other Tesla
David Blaza
5 comments
I find myself going to Kickstarter and Indiegogo on a regular basis these days because they have become real innovation marketplaces. As far as I'm concerned, this is where a lot of cool ...