Design Con 2015
Breaking News
Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
User Rank
Re: SRAM size
GroovyGeek   8/12/2014 3:35:35 AM
Yes head to head comparisons are tough, but in this case Intel is not showing a PowerPoint but an actual product. TSMC will not ship anything they define as 14nm for at least a year, and in volume even later. Historically their SHIPPING SRAM sizes have been 10-20% larger than what has been advertised in papers, probably to meet SNM and other requirements.

User Rank
Re: SRAM size
buprestid   8/12/2014 3:21:26 AM
For these process parameters is there anyway to compare actual numbers? Just some conference papers and some slides here and there.

Intel comes out with the Gate Pitch x Metal Pitch in November 2013 that says they are much better.

TSMC rebuts that claim saying they are equal density at 16nm node.

Intel reiterates again from the chart here they have a denser far cheaper process.

User Rank
alex_m1   8/11/2014 11:12:35 PM
I wonder how can Intel reduce transistor costs while the rest of the industry cannot ? what's different ?

User Rank
Re: SRAM size
GroovyGeek   8/11/2014 9:37:14 PM
Buprestid You do realize you are comparing a shipping product to a conference paper presentation. Real SRAM cell sizes are substantially larger than what is advertised at conferences. I guess in a few years wwhen they get aroundto sshipping 14nm we will know.

rick merritt
User Rank
Re: Moore's law
rick merritt   8/11/2014 9:34:26 PM
@3D Guy: As Moore himeself said, before scaling stops it will slow down


User Rank
scalable to 10 nm
resistion   8/11/2014 9:03:39 PM
The same SADP techniques can scale to 10 nm, but tighter gate scaling looks dangerous.

User Rank
SRAM size
buprestid   8/11/2014 8:21:08 PM
Not bad for the SRAM size.

Intel : 0.0588 sq. um

Samsung : 0.064 sq. um ISSCC 2014

TSMC : 0.07 sq. um IEDM 2013


3D Guy
User Rank
Moore's law
3D Guy   8/11/2014 6:22:27 PM
Congratulations to the Intel team on a phenomenal engineering achievement. Keeping the cost per transistor going down by doing higher aspect ratio fins, boosting drive current and lowering transistor area needed is great.

I wonder, though, whether Intel can really boast that Moore's Law is alive and well... the yield challenge of high aspect ratio fins cost a year of delays (thereby the cost per transistor went down by 2x after 3 years instead of 2)... it also caused loss of face for Intel with major customers like Apple. 

<<   <   Page 2 / 2

Most Recent Comments
interconnect Guy
David Ashton
Top Comments of the Week
Flash Poll
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Is Your System Cyber-Secure?
Max Maxfield
Until recently, I was under the impression that my computer system in general -- and my precious data in particular -- was reasonably secure against the forces of evil, but then my eyes ...

Rich Quinnell

Bloopers Book Helps Improve GUI Development
Rich Quinnell
Courtesy of fellow editor "Max" Maxfield (aka Max the Magnificent), I recently acquired a copy of GUI Bloopers 2.0 by Jeff Johnson of UI Wizards. I found it an interesting read chock full ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...