Embedded Systems Conference
Breaking News
Comments
Newest First | Oldest First | Threaded View
Daniel Payne
User Rank
Author
Typo
Daniel Payne   9/6/2014 8:21:55 PM
NO RATINGS
In the second paragraph there's a typo, "cost-layout" should be instead "post-layout".

resistion
User Rank
Author
Re: corners aren't everything
resistion   8/18/2014 8:01:41 AM
NO RATINGS
Controlling both the overlay and the CD between exposures is extremely difficult. So SADP might be better to control, if you can correct for the sidewall distance after exposure.

jeremybirch
User Rank
Author
corners aren't everything
jeremybirch   8/18/2014 6:49:40 AM
NO RATINGS
Corners can be used to check that a design performs to speed under a variety of production and use variations whilst not exhibiting nasty side-effects - for instance steps that might speed up a design might also risk shoot-through on short paths. Statistical analysis can look a little deeper to look for bad scenarios that happen away from the extreme corners.

But the problem with multi-patterning is that the errors are highly correlated ie all copies of a given geometry might be shifted to the left and hence all of those nodes might have an increased capacitance whereas all copies of another node might have lowered capacitance (assuming all the cells coloured the same way). This may introduce a bad skew particularly if one node is a clock and the other a critical signal that it gates. Alternately every copy of a given cell might be coloured independently (if the EDA tool allows this) and hence some nodes will be faster and some slower. Corners don't really model this.


Worst of all is for two cells that are meant to be matched (eg analogue cells, sense amps etc) but in the colourings are the opposite of each other, this will mean that a mask offset will have opposite effects in the two cells and hence cause a big mismatch. Again just using corners will not spot this, and using monte carlo simulation will only spot a sensitivity to the possibility of this happening rather than the certainty caused by a colouring mismatch.

TanjB
User Rank
Author
know the rules
TanjB   8/17/2014 9:12:41 PM
NO RATINGS
Seems like if the foundry has control over the multi-patterning, and their choices impact the margins, then the only sane solution is for them to expose the rule deck.

Yes you can work around it but then you are adding slack to your design if you have uncertainty on what the actual pattern will be and so need margins in multiple places, only some of which will actually be needed.  As if things were not tight enough already...

Would this be an advantage for the few, like Samsung or Intel, with their own fabs (or others with privileged relations to a fab) and rules completely integrated into their tool sets?

resistion
User Rank
Author
uneven spaces
resistion   8/15/2014 10:35:46 PM
NO RATINGS
This article must refer to LELE. With SADP, there's some relief but process must ensure adjacent spaces are (targeted to be) equal.



Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

March 28 is Arduino Day -- Break Out the Party Hats!
Max Maxfield
7 comments
Well, here's a bit of a conundrum. I just received an email from my chum David Ashton who hails from the "Unfinished Continent" Down Under. David's message was short and sweet; all he said ...

Bernard Cole

A Book For All Reasons
Bernard Cole
1 Comment
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
5 comments
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll