Breaking News
Comments
Oldest First | Newest First | Threaded View
junko.yoshida
User Rank
Author
Phase II of IP licensing wave in China
junko.yoshida   8/19/2014 11:22:36 AM
NO RATINGS
We've covered extensively how those global IPs from ARM, Imagination and Ceva have helped China fabless.

Time to pay attention to what's going on with the mixed-signal IP world. The Analog Bits' executive see that Chinese fabless chip companies are no longer satisfied by using standard IPs that they can get almost free from TSMC or EDA companies.

Susan Rambo
User Rank
Author
Re: Phase II of IP licensing wave in China
Susan Rambo   8/20/2014 4:39:40 PM
NO RATINGS
You wrote "for a majority of Chinese fablesses, Analog Bits' IPs will come as "design kits." The IPs will be physically integrated into a chip in a clean room at TSMC, explained Tirupattur. He regards this process as a firewall to protect their IPs."

Do you have any more information on this? I don't understand how a design kit will help protect IP.

Mahesh.Tirupattur
User Rank
Author
Re: Phase II of IP licensing wave in China
Mahesh.Tirupattur   8/20/2014 5:42:04 PM
NO RATINGS
Dear Susan,

Mahesh here from Analog Bits 

Design kits typically come in 2 flavors

Front-end design kit which would include Verilog, .libs and foot print views such as LEF 

Back-end design kit which would include Front-end views and GDSII and Spice netlist (which is indeed the source of the hard IP). 

For most companies we will release only Front-end design kits whereby the customer can complete the entire design without the GDSII and when they are ready for tape-out they would merge the GDSII at the fab. We have done this successfully in the past and the fabs also support this program. 

The advantege of this approcah is we can protect the IP for the specific fab and we can help the customer tape-out quicker as well.

 

Please do not hesitate to ask any further questions or contact me directly at Analog Bits

 

regards

-mahesh

kmonsen
User Rank
Author
Re: Phase II of IP licensing wave in China
kmonsen   8/20/2014 5:48:10 PM
NO RATINGS
That means they won't release their LVS netlists or GDS2 to the customer -- only Verilog behavioral model, Liberty timing models, that type of thing.  Nothing revealing the circuit design.

Susan Rambo
User Rank
Author
Re: Phase II of IP licensing wave in China
Susan Rambo   8/20/2014 5:51:44 PM
NO RATINGS
Thanks, Mahesh for the speedy response, and thanks kmonsen for the added explaination. 



Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Radio
NEXT UPCOMING BROADCAST

What are the engineering and design challenges in creating successful IoT devices? These devices are usually small, resource-constrained electronics designed to sense, collect, send, and/or interpret data. Some of the devices need to be smart enough to act upon data in real time, 24/7. Are the design challenges the same as with embedded systems, but with a little developer- and IT-skills added in? What do engineers need to know? Rick Merritt talks with two experts about the tools and best options for designing IoT devices in 2016. Specifically the guests will discuss sensors, security, and lessons from IoT deployments.
Like Us on Facebook
Special Video Section
The quality and reliability of Mill-Max's two-piece ...
01:34
The quality and reliability of Mill-Max's two-piece ...
LED lighting is an important feature in today’s and future ...
05:27
The LT8602 has two high voltage buck regulators with an ...
05:18
Silego Technology’s highly versatile Mixed-signal GreenPAK ...
The quality and reliability of Mill-Max's two-piece ...
01:34
Why the multicopter? It has every thing in it. 58 of ...
Security is important in all parts of the IoT chain, ...
Infineon explains their philosophy and why the multicopter ...
The LTC4282 Hot SwapTM controller allows a board to be ...
This video highlights the Zynq® UltraScale+™ MPSoC, and sho...
Homeowners may soon be able to store the energy generated ...
The LTC®6363 is a low power, low noise, fully differential ...
See the Virtex® UltraScale+™ FPGA with 32.75G backplane ...
Vincent Ching, applications engineer at Avago Technologies, ...
The LT®6375 is a unity-gain difference amplifier which ...
The LTC®4015 is a complete synchronous buck controller/ ...
10:35
The LTC®2983 measures a wide variety of temperature sensors ...
The LTC®3886 is a dual PolyPhase DC/DC synchronous ...
The LTC®2348-18 is an 18-bit, low noise 8-channel ...