Breaking News
Comments
Oldest First | Newest First | Threaded View
junko.yoshida
User Rank
Blogger
Phase II of IP licensing wave in China
junko.yoshida   8/19/2014 11:22:36 AM
NO RATINGS
We've covered extensively how those global IPs from ARM, Imagination and Ceva have helped China fabless.

Time to pay attention to what's going on with the mixed-signal IP world. The Analog Bits' executive see that Chinese fabless chip companies are no longer satisfied by using standard IPs that they can get almost free from TSMC or EDA companies.

Susan Rambo
User Rank
Blogger
Re: Phase II of IP licensing wave in China
Susan Rambo   8/20/2014 4:39:40 PM
NO RATINGS
You wrote "for a majority of Chinese fablesses, Analog Bits' IPs will come as "design kits." The IPs will be physically integrated into a chip in a clean room at TSMC, explained Tirupattur. He regards this process as a firewall to protect their IPs."

Do you have any more information on this? I don't understand how a design kit will help protect IP.

Mahesh.Tirupattur
User Rank
Rookie
Re: Phase II of IP licensing wave in China
Mahesh.Tirupattur   8/20/2014 5:42:04 PM
NO RATINGS
Dear Susan,

Mahesh here from Analog Bits 

Design kits typically come in 2 flavors

Front-end design kit which would include Verilog, .libs and foot print views such as LEF 

Back-end design kit which would include Front-end views and GDSII and Spice netlist (which is indeed the source of the hard IP). 

For most companies we will release only Front-end design kits whereby the customer can complete the entire design without the GDSII and when they are ready for tape-out they would merge the GDSII at the fab. We have done this successfully in the past and the fabs also support this program. 

The advantege of this approcah is we can protect the IP for the specific fab and we can help the customer tape-out quicker as well.

 

Please do not hesitate to ask any further questions or contact me directly at Analog Bits

 

regards

-mahesh

kmonsen
User Rank
Rookie
Re: Phase II of IP licensing wave in China
kmonsen   8/20/2014 5:48:10 PM
NO RATINGS
That means they won't release their LVS netlists or GDS2 to the customer -- only Verilog behavioral model, Liberty timing models, that type of thing.  Nothing revealing the circuit design.

Susan Rambo
User Rank
Blogger
Re: Phase II of IP licensing wave in China
Susan Rambo   8/20/2014 5:51:44 PM
NO RATINGS
Thanks, Mahesh for the speedy response, and thanks kmonsen for the added explaination. 



EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Steve Wozniak Reacts to Latest iPhone
Max Maxfield
8 comments
Funnily enough, just a few days ago as I pen these words, I was chatting with my wife (Gina the Gorgeous) when she informed me that -- as a kid -- she had never played at making a ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)