    |
 |  |  |  |  |  |  |  |  |  |  |  |  |
|
November 10-13, 1998 New Munich Trade Fair Center Riem, Germany PowerPC licensing deal opens options to core users(11/12/98, 12:04 p.m. EST)The licensing deal between IBM Microelectronics and Mentor Graphics Corp. involving PowerPC cores puts a new twist into the intellectual property (IP) publishing business by giving designers a far wider range of manufacturing options than currently exist for high-end embedded microprocessor cores. MultiMedia Card gains momentum(2:45 p.m., EST, 11/11/98)The MultiMedia Card is finally taking off, according to Juergen Hammerschmitt, vice president of the MuliMedia Card Project at Siemens Semiconductors. Germany's ZMD close to announcing chip partner(12:22 p.m., EST, 11/11/98)Zentrum Mikroelektronik Dresden GmbH (ZMD), an ASIC and memory maker in eastern Germany, is close to completing a government-brokered deal to form a partnership with another chip maker. Zuken-Redac puts parts library on the Net(11:55 a.m., EST, 11/11/98)Zuken-Redac has announced a Web-enabled EDA-library parts generator for pc-board CAD users. Xemics adds 16-bit DSP to "Cool" cores(11:46 a.m., EST, 11/11/98)Xemics SA (Neuchatel, Switzerland) has reached agreement with DSP Group Inc. (Santa Clara, Calif.) to apply its 0.25-micron CooLib low-power library technology to DSP Group's Teak 16-bit fixed-point DSP core. Siemens shows 1-Gbit DRAM(11:26 a.m., EST, 11/11/98)Siemens AGıs semiconductor division is showing its first 1-Gbit DRAM, the result of a collaboration with IBM Microelectronics. Siemens said the device, displayed at the Electronica ı98 exhibition, is both the smallest and fastest 1-Gbit DRAM yet shown. The part will be available in the second quarter of next year. Fujitsu demos MPEG-2 decoder(4:14 p.m., EST, 11/10/98)Fujitsu Mikroelektronik GmbH, showed off Fujitsuıs first MPEG-2 Main Profile @ High Level decoder chip at Electronica this week. The device was developed in partnership with Heinrich-Hertz-Institute (HHI) of Berlin, which provided the algorithm for the chip. Viewlogic targets e-based design(3:04 p.m., EST, 11/10/98)Viewlogic Systems Inc., newly spun off from Synopsys Inc. and touting its "e-product" strategy, announced a new member of its Design Exchange family of tools for Web-based design on Tuesday (Nov. 10). Startup plans to leverage Bulgarian wafer fab(2:50 p.m., EST, 11/10/98)Silway SA (Bordeaux, France) plans to use a Bulgarian wafer fab acquired by its parent company to help it compete on price as supplier of semiconductors for low-cost telecommunications and industrial applications. AMI readies mixed-signal design methodology(2:17 p.m., EST, 11/10/98)ASIC vendor American Microsystems Inc. is developing a new mixed-signal design methodology that will cut the development time for mixed-signal ASICs in half, the company said. Chip makers stress software solutions(12:22 p.m., EST, 11/10/98)The maturing global semiconductor industry will increasingly rely on software for systems design as process technology peters out, top European semiconductor executives said Tuesday (Nov. 10) at an industry forum here. Burr-Brown extends ASSP reach(12:00 p.m., EST, 11/10/98)Burr-Brown Corp., an analog and mixed-signal house, is expanding into application-specific standard products (ASSP) to complement its standard product business and to exploit its gains in process technology, a senior executive said today (Nov. 10). Exec sheds light on Siemens Semi spin-off(10:09 a.m., EST, 11/10/98)Ulrich Schumacher, president and chief executive officer of Siemens AG's semiconductor division, said Tuesday (Nov. 10) that the ıtiming is excellentı for separating the money-losing group from its parent and moving towards an initial public offering of shares in a new company. Cell-builder tool anticipates analog synthesis(2:17 p.m., EST, 11/9/98)Neo Linear Inc., a Pittsburgh, Penn. startup, introduced its NeoCell layout tool here at Electronica 98. NeoCell is one of the EDA industry's first "analog savvy" cell generators. Such products effectively automate the layout of analog cells for mixed-signal ICs and represent a step toward the ability to synthesize analog circuits. Xilinx uploads FPGA design to the Internet(10:57 a.m., EST, 11/9/98)Xilinx Inc. this week will push both Web-based design and field-programmable gate arrays to the next level, unleashing a scheme to reconfigure the devices in-system over the Internet. At the biannual Electronica exhibition here, the San Jose, Calif., FPGA vendor will take the wraps off an architecture called Internet Reconfigurable Logic (IRL), which it says has the potential to remake all manner of networked devices whenever the need arises. Philips says BiCMOS process sports SiGe, GaAs speeds(5:00 p.m., EST, 11/6/98)At this year's Electronica exhibition, Philips Semiconductors will announce the production release of a BiCMOS process that it says offers the fastest bipolar transistors available. The benefit for designers will be a process that can deliver gallium arsenide and silicon germanium speeds at two-thirds the cost of those more exotic processes, Philips said.  Go to Conference Coverage
|
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
RSS
 |
Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS| 
Digital|  Mobile |
|
| Network Websites |
|
|
International |
|
|
Network Features |
|
|
|
All materials on this site Copyright © 2010 EE Times Group, a Division of United Business Media LLC All rights reserved. Privacy Statement | Terms of Service | About |
