United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


OCI effort brings hope for new IC test standard
Print this article Email this article Reprints RSS Digital Edition

EE Times


Is there a need for a new standards effort that would let chip makers use IC test data for yield improvement? Michael Campbell, vice president of engineering at Qualcomm, would be a likely supporter.

"By having a better link from the design to the fab to test, we can improve our ability to optimize yields faster," Campbell said. Today, he noted, there's no way to take output from a tester and correlate a scan failure with a hot spot on the IC layout using design-for-manufacturability (DFM) tools.

Standards would provide the "big- gest bang for the buck" for solving the problem, Campbell said. But it's not a simple issue.

There are many testers, and failure data from them would need to be made usable by EDA, DFM and yield management tools from multiple vendors. Those tools have their own interfaces and ways of interpreting test data.

Lessons from PS3

The Accellera standards organization has tackled part of the problem through the recent approval of the Open Compression Interface (OCI), which will allow users of one vendor's test compression tools to use automatic test pattern generation (ATPG) or yield diagnostic tools from another vendor. This effort was launched by the Accellera consortium after Nvidia designed a graphics processing unit for the Sony Playstation 3. Nvidia used Synopsys tools for test compression that turned out to be incompatible with the Cadence Design Systems tool that Sony used for yield diagnostics.

OCI helps, but it doesn't provide a standard semantics or syntax for leveraging test failure data for yield optimization. Several vendors, meanwhile, have come up with proprietary solutions. LogicVision's recent Yield Insight, for example, supports users of LogicVision's memory built-in self test (BIST). Synopsys now has a link between its TetraMax ATPG program and its Odyssey yield management system.

Can these kinds of links be extended into a standard so that anybody's scan or BIST data will work with anybody's yield improvement tools? The OCI experience is promising. With this effort, the four largest EDA vendors--Cadence, Synopsys, Mentor Graphics and Magma Design Automation--were able to set politics aside and work together to come up with a solution. Maybe the time has come to take a further step.






  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About