United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Altera rolls out 10 cores for comms system market
Print this article Email this article Reprints RSS Digital Edition

EE Times


Altera Corp. (San Jose) has announced the first fruits of its acquisition of intellectual-property vendor DesignPro (Ottawa): 10 cores that target the communications system market.

The cores include an asynchronous transfer mode cell; Point-to-Point Protocol packet and Sonet/synchronous digital hierarchy framers for transmission systems with data rates of up to 622 Mbits/second (STS-12c/STM-4); a clear-channel T3 framer; and a T3 mapper to Sonet (STS-1).

Participants in the Altera Megafunction Partners Program offer similar cores. But according to Andrew Bunsick, senior product-marketing engineer, Altera's cores have been optimized for its Apex devices and can be mixed and matched to create complete solutions.

Users can assemble the cores to carry ATM cells or PPP packets over any transmission medium or to carry T3 signals over a Sonet/SDH optical network.

The Sonet/SDH, ATM cell, PPP packet and T3 framing and mapping can all be configured with Altera's MegaWizard graphical user interface, which lets users adjust the cores for optimal performance and area.

The company claims users can implement a PPP packet processor at 622 Mbits/s in 50 percent of an Apex 20K60E device, for a solution costing less than $10.

Prices are $31,995 for the Sonet STS-1 framer, $33,995 for the Sonet/SDH STS-3c/STM-1 framer, $33,995 for the Sonet/SDH STS-3/AU-4 framer and $49,995 for the Sonet/SDH STS-12c/STM-4 framer.

The ATM cell processor at 155 Mbits/s is $15,995 ($23,995 for 622 Mbits/s). The 155-Mbit/s PPP packet processor is available for $12,995 ($19,995 for 622 Mbits/s). The T3 framer is priced at $19,995 and the T3 mapper for $21,995.

The cores are available with user guides. Customers can evaluate the cores free via Altera's OpenCore feature, available at www.altera.com/IPmegastore.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About