United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Prototype, debug targets ARC-based system-on-chip
Print this article Email this article Reprints RSS Digital Edition

EE Times


Aptix Corp. (San Jose, Calif.) and ARC Cores (Elstree, England) have teamed up to configure a prototyping and verification environment for design groups creating ARC-based systems-on-chip. The package is said to enable SoC developers to prototype the full system-on-chip-ARC processor, peripherals, memory and custom logic-in near-real-time under conditions similar to those of the target application environment.

The companies have created a parallel-port module of the ARC Tangent 32-bit user-configurable microprocessor core that can be connected to the Aptix System Explorer. Users will be able to test complete designs, including the software, before first silicon, the partners said.

The new package also allows the SeeCode debugger from ARC Cores unit MetaWare to work with the System Explorer as a tightly integrated tool set, according to the partners.

In the Aptix scheme of things, the host PC connects to the prototyping system over a standard IEEE-1284 bidirectional parallel port. The prototyping system will run the ARC core via the port at 25 MHz, the companies claim.

MetaWare's SeeCode debugger interfaces directly to a high-performance emulation model of the ARC processor. A software engineer can use SeeCode to debug and verify embedded software using simulated logic, emulated logic or real silicon components, eliminating the need to learn multiple interfaces when using a new tool.

The Aptix open architecture enables the ARC userconfigurable processor to work with other emulated blocks and standard hardware modules, such as RAM and I/O devices.

Developers can add custom hardware by using the Aptix hardware prototyping modules.

The System Explorer with support for ARC processor prototyping and verification starts at $150,000.

See www.arccores.com and www.aptix.com.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About