United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Jazz DSPs linked to ARM; Hynix taps Virtual Silicon
Print this article Email this article Reprints RSS Digital Edition

EE Times


Improv Systems Inc. and ARM Ltd. have released a system-on-chip development environment for mixing Improv DSPs with ARM's embedded RISC processors. The Jazz Rehearsal product consists of a development board that implements Improv's configurable methodology and its Jazz DSP cores, and interfaces directly with the ARM Integrator board, said Cary Ussery, founder, president and chief executive officer of Improv (Beverly, Mass.). "Jazz Rehearsal allows designers to model the integration of ARM's RISC microprocessor cores with a Jazz-based SoC [system-on-chip]," said Ussery. The goal is "to demonstrate ARM processors working with Jazz DSPs for the networking market."

Rehearsal uses an FPGA implementation of up to three Jazz processors, each situated on an individual, stackable card. The board links with the ARM Integrator/AP platform through the Cambridge, England, company's high-performance Amba bus interface, allowing designers to develop and test applications based on a combination of the two companies' technologies. This solution incorporates ARM's two recently announced Amba configurations for the SoC system architecture: the Multi-layer Advanced High-performance Bus (AHB) and AHB-Lite.

Improv has a similar offering linking a Jazz-based board to MIPS development boards. Ussery said the environment is integrated with Improv's development tool suite, which features a Java-based application development and debug environment, an advanced compiler, a graphical environment for customizing the Jazz processor and a cycle-accurate instruction-set simulator.

The first public demonstration of the ARM version of Jazz Rehearsal will be an implementation of Improv's voice-over-packet integrated access device SoC at the Networld+Interop show in Las Vegas this week. The demo can be viewed at both the ARM booth (No. 8838) and the Improv booth (No. 8644). The Jazz Rehearsal Card for the ARM Integrator ASIC Platform is available now for $7,500. Delivery lead time is four to eight weeks. See www.improvsys.com.

---

Virtual Silicon Technology Inc. and Hynix Semiconductor Inc. (formerly Hyundai Electronics) will jointly develop and market products using Virtual Silicon's advanced nonvolatile memory libraries, eSi-NVM. The companies said Hynix will initially deploy the technology in its high-performance embedded products starting next year.

The pairing will allow system-on-chip designers to embed E2PROM or flash in Hynix Semiconductor's baseline 0.25-micron CMOS logic processes. Virtual Silicon claims the eSi-NVM cells are a low-cost and low-power embedded-memory solution for many market segments, such as wireless communications, portable computing, consumer electronics and industrial automation.

Hynix plans to use this technology for its internally developed products slated for rollout in the first quarter of 2002, and will also make it available to its foundry customers. Virtual Silicon cites the small size the eSi-NVM cell as its selling point over E2PROM technology, claiming the eSi-NVM cell size is more than 40 percent smaller. For details, visit www.virtual-silicon.com or www.hynix.com.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About