United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Tensilica aces benchmarks, Actel shoots the moon
Print this article Email this article Reprints RSS Digital Edition

EE Times


SANTARINI_MIKETensilica Inc. says its Xtensa V processor core has posted the highest scores ever recorded for a licensable CPU core on four key benchmark suites performed by the Embedded Microprocessor Benchmark Consortium (EEMBC): consumer, telecom, office automation and networking. The scores, independently certified by the EEMBC Certification Laboratories, represent the performance of embedded microprocessors in a variety of real-world applications.

The Xtensa V outperforms all other cores on both "out-of-the-box" and "optimized" EEMBC tests in Consumer-mark, Networking-mark, Telecom-mark and Office Automation-mark benchmark suites, besting products from several high-profile processor companies, Tensilica said. When optimized versions of the Xtensa V were tested, the results were up to 27x the performance of competing cores.

Tensilica said EEMBC has developed a suite of benchmark tests that are based on the fundamental algorithms and functions of the most popular embedded-processor applications. Out-of-the-box tests measure performance using unmodified C code, while the optimized tests measure performance after modifications, or optimizations, have been made to the C code. Tensilica optimized the Xtensa core for those tests using the Tensilica Instruction Extension language. This TIE language lets designers develop an unlimited variety of user-defined instructions and requires no assembly coding, the company said.

The EEMBC results showed the base Xtensa processor performing anywhere from 17 to 111 percent higher than the ARM1020E on out-of-the-box benchmarks, while the optimized Xtensa core beat that ARM core by 7x to 33x. In some cases, the Xtensa core outperformed even full-chip, multimillion-transistor standalone processor ICs that are as much as 100 times its size, the company said. For more details on the benchmark, visit www.tensilica.com.

Actel Corp. has released a MIL-STD-1553B remote-terminal core for space, avionics and military applications. Designed for Actel's FPGAs, the Core1553BRT allows users to combine core and peripheral of choice on a single FPGA, as a way to avoid using standard products.

Actel said that independent MIL-STD-1553B test house Test Systems International verified that the core meets all requirements for dual-redundant remote-terminal operation. Actel said the core complies to the remote-terminal validation test plan in MIL-HDBK-1553 Appendix A, passing all protocol, electrical and noise requirements. Its dual-redundant remote-terminal bus can interface to standard external transceivers and legacy systems, allowing users to replace existing components and reuse current software drivers.

The Core1553BRT supports 10 message types and provides low-power operation from either a 12- or 16-MHz clock. Actel said it provides everything needed to incorporate a 1553B remote terminal into a system design, including development tools, documentation and software. Actel licenses the Core1553BRT for $4,995 with a single-use netlist. A fully verified development board that complies with MIL-STD-1553B should be available in October, priced at $1,895. See www.actel.com/products/ip.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About