United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


XAP RISC processor moves up to 32 bits
Print this article Email this article Reprints RSS Digital Edition

EE Times


SANTARINI_MIKECambridge Consultants Ltd. has produced a third member of its XAP family of RISC processor cores, optimized to handle 32-bit data. Available for license as a Verilog RTL file, the design can be implemented in fewer than 50,000 gates, the company said.

Cambridge Consultants (CCL; (Cambridge, England), a consultancy active in the electronics and health care sectors, developed the XAP processor as an extremely low-gate-count 16-bit RISC design in the early 1990s. The XAP2 is used by CCL spin-off Cambridge Silicon Radio Ltd. in all its Bluetooth cores.

CCL said the XAP3 brings code density and power economy to deeply embedded 32-bit applications. CCL's nearby neighbor, ARM Holdings plc, has claimed to offer the industry's lowest MIPS-per-watt figures at the 32-bit level.

The XAP3's instruction set has been optimized to exploit the code-efficient features of state-of-the-art C-language compiler technology, reducing memory requirements and power consumption, compared with other designs. The design can be made using either ASIC or FPGA techniques.

The XAP3 has a Von Neumann architecture allowing code and data to be mixed within its flat 4-Gbyte memory space. There is hardware support for position-independent code and secure operation through privileged modes that prevent user programs from corrupting the operating system kernel.

Parallel construction
The XAP3's instruction set, assembly language and ANSI C compiler were designed in parallel. The compile chain is based on Codemist C-compiler technology, which has many novel features to optimize performance, while minimizing program size and memory requirements.

A Linux real-time operating system port for XAP3 is under way. The XAP3 road map includes software support for the Nucleus OS, the GCC compiler (providing C++ and Java) and TCP/IP.

"Because XAP3 programs are position-independent, it is easy to locate them anywhere in memory with minimal load-time fix-ups," said Alistair Morfey, head of the ASICs group at CCL, in a statement. "This will enable XAP3 systems to run multiple software applications or device drivers from different suppliers."

- Additional reporting by Peter Clarke

Michael Santarini is senior editor covering electronic design automation for EE Times.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About