United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


The genius of Ray Bingham
Print this article Email this article Reprints RSS Digital Edition

EE Times


COOLEY_JOHNI remember vividly in early 1999, when Ray Bingham replaced Jack Harding as Cadence CEO. Jack had just announced that he expected Cadence sales to be flat for the rest of the year. Cadence stock dropped 40 percent, to $12. A week later, Ray was the new CEO.

Like most EDA users then, I had no idea who Ray Bingham was. When I read his bio, I realized Cadence must have been in serious trouble. Ray's degree was in economics. He had 10 years' experience doing financials for Marriott and Red Roof Inn. And he was the Cadence CFO for six years before being picked as CEO. It was as if the Cadence board had a Forrest Gump contest and Ray had won. Having a bean counter with absolutely no engineering experience head the world's largest EDA company appeared to be sheer stupidity. D'oh!

I wasn't alone. Former Cadence CEO Joe Costello and former Cadence marketing VP Tony Zingale agreed in an EE Times article four months after Ray had become CEO. "If you look across their management team, there's no EDA technologist," said Tony Zingale. "Where is the next-generation vision for Cadence going to emanate from?" Cadence stock dropped another 25 percent, to $9.

That was a little over two years ago. When I stepped into the Cadence demo suite at DAC last month, I realized how wrong I was about Ray. He may not know technology, but his advisers do. And what I saw told me that Ray had organizational skills I hadn't appreciated before. Ping Chao, Wei-Jin Dai, Chin-Chi Teng and Kit Lam Cheong from Silicon Perspectives were there. From CadMOS, there were Ken Tseng, Vinod Kariat and Nishath Verghese. From Plato there were Limin He, David Yao, Louis Chao, and Wenyong Deng. And from what I heard about Simplex, Steve Teig, Tom Kronmiller, Narain Arora and David Overhauser were coming over to Cadence, too.

This shocked me. Instead of Cadence milking a startup's success while slowly killing its R&D, Ray's Cadence had put the R&D people acquired from the startups into positions of power. They were replacing the old guard that had failed in that EDA niche. Whoa! Ray's Cadence had gotten over the Not Invented Here syndrome. Integration Ensemble's broke? Use Silicon Perspectives instead. Hyperextract's choking? Try Simplex. Warp Route's dying? Say hello to Plato! Assura-SI gives you flakey results? Replace it with CadMOS. The Cadence Ray has made has no sacred cows. Double whoa.

John Cooley runs the E-mail Synopsys Users Group (ESNUG), is a Contract ASIC Designer and loves hearing from engineers at jcooley@theworld.com or (508) 429-4357.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About