United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Cadence running on DRC fumes
Print this article Email this article Reprints RSS Digital Edition

EE Times


COOLEY_JOHNWhile working on my SNUG'03 survey, I noticed something odd happening in the design rule check market. The user comments were either positive about Avanti Hercules or positive about Mentor Calibre; but they simply ignored the Cadence Dracula, Diva, and Assura DRC tools. The few who did write about Cadence gave the impression they were in trouble here.

"This boils down to Hercules vs. Calibre, because Cadence is simply not a factor in this space any more," explained Terry Lowe of IBM. "Unless you are working with small blocks, the only serious contenders are Hercules and Calibre."

"Calibre and Hercules are ahead. I think Calibre is still the best," wrote Philippe Duquennois of Philips. "Dracula is history and Assura is still having problems."

"Calibre is great. Dracula/Diva are dead. Assura hasn't got the foundry support," wrote another engineer.

"The Cadence products are not really in the game," added Pallab Chatterjee of SiliconMap. "From a hierarchical design point of view, they really cannot compete in performance on a big SoC. The Assura product is being pushed into the IP and analog creation space, but the fab support is slow so it's not a big player."

See www.deepchip.com/items/snug03-20.html for users' complete comments.

So I was surprised when I saw Cadence and Mentor tied for first place, at 38 percent each, in the 2001 Gartner Dataquest DRC market share numbers. How could this be when so many users had such a low opinion of the Cadence DRC tools?

"Those Cadence DRC numbers are b.s. because Cadence hasn't had any new DRC sales in that time.

It's all those old, three-year FAM license deals that Cadence did in '98," replied Gary Smith, chief EDA analyst at Gartner Dataquest. "This is just license renewals with their prices raised. In some cases it was a 3x raise."

So pretty much, Cadence is running on fumes in DRC now.

John Cooley runs the E-mail Synopsys Users Group (ESNUG), is a contract ASIC designer and loves hearing from engineers at jcooley@TheWorld.com or (508) 429-4357.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About