United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Palmchip patents the obvious
Print this article Email this article Reprints RSS Digital Edition

EEdesign.com


I was blown away when I read that PalmChip was recently granted a patent on unidirectional muxed buses on systems-on-chip. Engineers have been designing non-tristate buses ever since forever.

"Our first phase is to inform the SoC industry that we have been granted this patent," said James Venable, vice president of marketing at PalmChip, in a recent EE Times article. "We want to give companies that are creating on-chip buses an opportunity to examine their technology to see if there is a conflict and then, if there is, to contact us. We intend to be cooperative about this, not punitive. But of course, we will defend our patent aggressively."

This means the PalmChip lawyers and engineers will be going door to door to do a shakedown to collect on this absolutely absurd patent they somehow snookered the U.S. Patent Office into granting them.

Don't get me wrong. I'm not against people who do real innovation being able to benefit from their inventions, but in this case it seems clear that PalmChip just patented the obvious and is trying to claim it's special and innovative because it's on an SoC. What's next? Intel claiming a patent on NAND gates on SoC chips?

Anyway, the one way to tell PalmChip to take a hike is to show them all the "prior art" that makes their patent void. In that light, I'd like to ask anyone who has worked on an SoC that did what the PalmChip patent claims prior to the day PalmChip filed (May 2, 2000) to please e-mail me. Send me the name of the SoC project, the company where it was done and the date, and the prior art that is contained in it.

I'll eagerly share this grand list of prior art with anyone who needs it to pleasantly show the PalmChip lawyers exactly where they can stick their spiffy new U.S. Patent No. 6,601,126.

John Cooley runs the E-mail Synopsys Users Group (ESNUG), is a contract ASIC designer, and loves hearing from engineers at jcooley@TheWorld.com or (508) 429-4357.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About