United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


IC packaging can make or break pc boards
Print this article Email this article Reprints RSS Digital Edition

EEdesign.com


RITCHEY_LEE

They say you can't judge a book by its cover. But in the component world, the quality of the package, or "cover," that houses the IC is as critical as the performance of the IC itself. In high-speed systems, IC packaging can mean the difference between the success or failure of a design, a product or an entire company.

One of the long-held assumptions is that IC packages are ideal and they merely form the connection between the die and the IC. But with high-performance, high-speed systems, this assumption no longer holds true. Standard component packages-QFP, PLCC and DIP-have inductances in the Vcc and ground leads that can seriously degrade performance. As outputs switch logic states, current to charge and discharge the signal wires or transmission lines passes through these inductances.

The result is Vcc and ground bounce, which are voltage transients that cause the power rails on the die to move away from those on the printed-circuit board. The result is decreased operating voltage for the die and noise spikes on the output signals. Failures occur when outputs switch logic states. As edge speed increases or the rise time decreases, these spikes become larger.

The use of BGA packages for high-performance ICs has helped reduce these problems by providing lower-inductance paths in the power leads. However, many BGA packages have been designed with lowest cost as the first priority. This results in a BGA package with unsatisfactory power lead inductances.

Where does this leave the system designer? As new ICs are chosen, it must be determined how much Vcc and ground bounce each component will have when operating in worst-case mode. In some cases, the IC manufacturer will have measured package inductance allowing for the calculation of Vcc and ground bounce. This is not usually the case, however, so the designer will have to make the measurements independently.

Ultimately, successful component packages result when there is good communication between system designers and component manufacturers.

A full discussion of this topic is presented in Chapter 38 of Right the First Time: A Practical Handbook on High Speed PCB and System Design, Volume 1. This chapter is available as a feature story at www.EEdesign.com.

Lee Ritchey is the founder and president of Speeding Edge (www.speedingedge.com), a consulting firm specializing in the high-speed pc-board and system design disciplines.

http://www.eet.com






  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About