United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Not all fabricators are equal
Print this article Email this article Reprints RSS Digital Edition

EE Times


RITCHEY_LEEThis month's column will address some of the primary factors to consider when evaluating and selecting a pc-board fabricator to build large-format (18 x 22-inch), high-layer-count boards (14 layers and beyond).

Let's first consider building complex boards for production volume. A number of pc-board fabricators claim the ability to build complex, high-layer-count boards. But, it is important to qualify their expertise and experience in this area. Find out, for example, whether the fabricator has built these boards in production numbers.

Building complex boards in prototype quantities does not guarantee success for volume-production requirements. For the inexperienced fabricator, moving from the prototype stage to production volume can lead to problems with quality and yields. Also, if the building of complex boards is not part of the routine process, there can be problems with the equipment, the chemical processes and the level of expertise of the personnel involved in producing complex boards.

Design rule checking is another issue. The fabricator must have the capability to extract a netlist from the Gerber data provided for a board to show how the pc board will be connected if it is built based upon that data. Comparing this netlist with the CAD netlist is a critical step in the process for the production of all complex pc boards. If there is a discrepancy between the two sets of information, production must stop until the discrepancy is resolved.

Next comes panel sizes. As complex pc boards are often built using large panel sizes, it's important to ensure that the fabricator has the panel size tooling in place for the pc boards being considered. As the panel size increases, the number of fabricators that will have the right size tooling decreases.

Then there's lamination. For high-layer-count pc boards with very tight component lead pitches, maintaining layer-to-layer registration becomes a major challenge. It is important to take into account materials shrinkage during lamination; to plot the working film sets with sufficient accuracy; to align the film layers to one another; and to align all the inner layers to one another.

Finally, aligning the drill to the images on the inner layers must be done with great care. All of that requires a great deal of process control and materials knowledge.

Lee Ritchey is the founder and president of Speeding Edge (www.speedingedge.com), a consulting firm specializing in the high-speed pc-board and system design disciplines.





  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About