United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Where goes system EDA?
Print this article Email this article Reprints RSS Digital Edition

EE Times


GOERING_RICHARDOne thing I didn't find at the recent Design Automation Conference (DAC) was much activity in system-level design. We've heard for years that the move beyond register transfer level (RTL) is coming-but we just can't seem to get there from here.

Seems to me I've been writing about system-level design ever since I started covering the electronic design automation industry in 1985. I still remember a company called Endot that had a system-level language in those days. It didn't get far. And then there was Silc, a company that had a behavioral logic synthesis tool with a Lisp-like language. It was about 20 years ahead of its time, and it soon vanished.

Moving into the 1990s, Redwood Design Automation came forth with what it claimed to be a new, post-RTL design paradigm shift. A few years later, Cadence Design Systems Inc. bought what remained of that company. The Behavioral Compiler from Synopsys Inc. was touted as a revolutionary breakthrough when it was rolled out, but it's turned into a niche tool used by a small group of adherents.

And then, in the mid-1990s, something called ESDA was all the rage. Can you remember what ESDA stood for? If not, see the end of this column.

A couple of years ago, there was considerable publicity and debate about C-language design. Synopsys and CoWare Inc. started the Open SystemC Initiative, and there were a number of panels at which supporters talked about C-language design as the next great thing, while chip designers talked about how much they hated it.

DAC was quiet this year on the system-level front. CoWare announced some upgrades, and startup Novilit Inc. offered its AnyWare product for communications protocols, but the fanfare just wasn't there. The C-language design panels seem to be a thing of the past.

So why can't we ever seem to get beyond RTL? Perhaps we've been looking in the wrong place. I think the move beyond RTL will happen not in design, but in verification. We have already seen how languages like Vera and "e" have raised the abstraction level, and now it appears that assertion-based design will become a significant and widely used technology.

The best chance for easing beyond RTL is the new SystemVerilog 3.0 standard, with its support for assertions, C/C++ data types and a high-level "interface" construct.

Oh, yes. ESDA stood for Electronic System Design Automation. Now, how many ESDA companies can you name, and where are they now?





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About