United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 

EDA startups just keep coming
Print this article Email this article Reprints RSS Digital Edition

EE Times


GOERING_RICHARD

Seems like many of the EDA stories EE Times has written during the past two months have been about startups. There's quite a crop of them this fall. This activity is a good sign for an industry that's just emerging from a period of declining revenues.

Among the startups is Carbon Design Systems (www.carbondesignsystems.com), which said it will offer a "pre-silicon validation suite" by year's end. It will create Verilog-based transaction models that can be read by software development tools.

Also looking at hardware/software co-design is Impulse Accelerated Technologies (www.impulseC.com), which is preparing tools for FPGA designers who work with processor cores.

Giga Scale IC (www.gigaic.com) spun out of InTime Software and announced Time Architect, an electronic system-level design virtual-prototyping tool. Rather than generate code, it replaces the Excel-based chip estimators used by most IC design companies. Another new ESL company is Mirabilis Design (www.mirabilisdesign.com), with VisualSim, a tool for performance analysis and architectural exploration. Based on the Ptolemy simulation kernel, it melds DSP, analog, protocol and digital simulations.

Scotland-based RLCsim (www.rlcsim.com), launched by engineer Donald Bennett, plans to market a power grid planning tool.

Praesagus (www.praesagus.com) is targeting a narrow but key niche-tools that will help sub-100-nanometer IC designers predict thickness variations in copper interconnect, and understand the impact on timing. Another design-for-manufacturability (DFM) startup, MicroEDA (www.microeda.com), promises software that lets chip designers create mask data from design databases.

In other recent startup news, Jeda Technologies (www.jedatechnologies.com) donated its object-oriented Jeda language technology to the IEEE 1364 working group for possible use in Verilog 2005. And Cadence Design Systems teamed with signal-integrity startup Optimal (www.optimalcorp.com) on an IC packaging solution.

Looking over the above list, it's clear that ESL, including co-design, is a hot area for new companies. There are also a couple of DFM startups, and I've heard more are on the way. These are the companies working on the frontiers of EDA.

Richard Goering is managing editor of Design Automation for EE Times.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
DoD Recognizes University Scientists For Basic Research
Annual awards to university faculty to conduct next-generation research projects were announced this week by the Defense Department.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2010 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About