United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Don't reinvent the EDA 'wheel'
Print this article Email this article Reprints RSS Digital Edition

EE Times


GOERING_RICHARDA "discontinuity" is a profound shift in an industry, leaving behind winners and losers. It may be occurring in electronic design automation with the notion of a "software component model" approach to design technology.

We recently brought you news of Silicon Navigator (see Nov. 15, page 4), which plans to build a platform around the OpenAccess database that will let startups, research groups and universities build EDA applications quickly. With no need to build a database infrastructure, the developers can devise algorithms and simply write engines that plug into an existing infrastructure.

"When EDA companies start up, they spend 20 percent of their time on a new idea and 80 percent of their time rebuilding what other guys have," said Silicon Navigator CEO George Janac. "If the industry is going to continue to innovate, we have to lower this barrier."

Another provider taking the software component model approach is Verific Design Automation, which this week will roll out a SystemVerilog parser (see story, page 46). By providing VHDL, Verilog and now SystemVerilog parsers to small EDA vendors and startups, Verific is allowing those companies to field HDL-based applications faster. Similarly, Concept Engineering provides schematic viewing software that's used by many EDA vendors.

What all these approaches do is lower the barriers to entry for startups, internal CAD groups, university researchers, small EDA vendors and engineers who wake up one morning with a brilliant idea. It turns EDA into more of a "cottage industry," accessible to a wider range of contributors. That could be good news for users, but what about commercial EDA?

The short answer is that the big vendors will face more competition. If an internal CAD group or startup devises a better synthesis or signal-integrity program, for example, it could replace a big-vendor tool.

But the big EDA vendors can take another approach. What Mike Fister was able to accomplish at Intel, and hopes to replicate as CEO of Cadence Design Systems, may be the answer. The idea is to forge partnerships with large customers that involve the right combination of tools, services and intellectual property to get a product out the door.

That's not something a small startup can do, and it's a "wheel" that will be hard to reinvent.

Richard Goering is managing editor of Design Automation for EE Times.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About