United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 

Virtuoso unifies mixed-signal, analog flows
Print this article Email this article Reprints RSS Digital Edition

EE Times


San Jose, Calif. - Cadence Design Systems Inc. will announce this week that its Virtuoso Custom Design Platform is now able to handle analog and digital blocks in the same design flow, delivering on a promise made last fall.

Kelly Perry, vice president of marketing for the Virtuoso platform, said Cadence has ironed out integration issues and tied all analog and mixed-signal technologies together to offer designers a single environment for integrating analog and digital blocks on a system-on-chip.

Designers, especially analog designers, have traditionally developed their own flows using best-in-class point tools from different vendors. Cadence has provided a large majority of these tools for years, Perry said. Their integration into a cohesive platform simplifies and speeds the design process, and ensures that users don't have to iron out tool interoperability issues on their own, he said.

The new platform also boasts a bidirectional integration path to and from the Cadence Encounter digital IC design platform through the OpenAccess database.The platform includes the latest version of the Virtuoso Chip Editor.

Cadence said that adoption of the Virtuoso flow will shorten physical-design integration from one month to approximately two weeks in a typical advanced mixed-signal design with more than 1.5 million transistors. The company also claims a 10x productivity improvement over a point tool flow.

To facilitate the platform's adoption, Cadence has put together a reference design of an Ethernet switch, an associated fab-independent process design kit and a step-by-step tutorial on how the reference analog/mixed-signal design was assembled using Virtuoso.

The company will offer free half-day workshops this month to explain how to use the Virtuoso platform and the Virtuoso Chip Editor. More training is available for a fee.






  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
DoD Recognizes University Scientists For Basic Research
Annual awards to university faculty to conduct next-generation research projects were announced this week by the Defense Department.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Design Resources
Designing for a dual Galileo-based GPS system
Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
More »
 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2010 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About