United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Startup Ciranova rolls reuse scheme for p-cells
Print this article Email this article Reprints RSS Digital Edition

EE Times


SAN FRANCISCO — Claiming a significant advance in analog/ mixed-signal design interoperability, EDA startup Ciranova Inc. this week will roll out a solution for the creation and reuse of parameterized IC layout cells (p-cells). As a result, both new and legacy p-cells can be read by any tool based on the OpenAccess database.

Most analog-IC layouts are done using p-cells, but until now p-cells have been readable only by Cadence Design Systems Inc.'s market-leading Virtuoso layout editor. That's because p-cells have been written in Skill, a language proprietary to Cadence. Ciranova's products let users create p-cells using a Python-based application programming interface. They also let users apply legacy Skill p-cells in any OpenAccess offering.

Although it hasn't made any public product announcements until now, Ciranova has been offering free downloads of its PyCell Studio tool since January (see Oct. 2, page 20). PyCell Studio lets users create p-cells. New this week is PCell Xtreme, a product that lets users migrate legacy p-cells.

"The real news is that we now have a complete solution, when you couple PyCell Studio with PCell Xtreme," said Dave Millman, Ciranova's vice president of marketing. PyCell Studio alone, he noted, assumes that users are developing p-cells from scratch. While some are, nearly every analog IC designer has legacy p-cells, he said.

PyCell Studio includes a Python-based layout API with classes and methods; an interactive layout viewer for OpenAccess cells; a PyCell integrated development environment with debugging capabilities; an OpenAccess library generator; a PyCell developer kit; and PyCell Explorer, which provides immediate visual feedback on new coding ideas.

PCell Xtreme, on the other hand, allows users to migrate legacy Skill p-cells through a caching scheme that pulls them directly into the OpenAccess database. According to Millman, it takes advantage of the fact that p-cells are programs that never have representations on disk. Virtuoso, he said, executes the p-cell code and creates a "submaster" that exists in virtual memory. The p-cell can then be displayed.

As Virtuoso executes p-cell code, Millman said, PCell Xtreme caches the p-cell layout directly to the OpenAccess database. That does two things, Millman said: It allows any OpenAccess-based tool to use the p-cell layout, and "because it's read from a disk, it's blazing fast."

When a company installs PCell Xtreme, Millman said, it will run in the background as engineers create IC layouts with Virtuoso. PCell Xtreme thus requires the use of Virtuoso. But that's not a problem, Millman said, since "there are zero users in the world who have Skill p-cells but do not have Virtuoso."

Millman noted that PCell Xtreme does not translate the Skill code, so "there's never a question about whether the Ciranova interpreter is creating the exact same results as the Cadence interpreter, because there is no Ciranova interpreter."

PCell Xtreme will be available at the end of December, priced at $4,000 per seat. Enterprise licenses are available with 25 seats or more. PyCell Studio will remain a free product, available for download at www.ciranova.com.



Related Links:

  • Analog layout startup secures $9 million in funding
  • Startup's open p-cells poised to roil analog EDA
  • Panelists call for standardized process design kits



  •   Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
     
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    Engineers take a bad year in stride
    According to the findings of the 2009 EE Times Global Salary & Opinion Survey, generally, engineers are satisfied with their career choices.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.



    All White Papers »   

      Design Resources
    Designing for a dual Galileo-based GPS system
    Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
    More »
     
    Education and
    Learning


    Learn Now:












    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About