United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 

Brazil launches IC design conference
Print this article Email this article Reprints RSS Digital Edition

EE Times


SAN JOSE, Calif. — Brazil is planning an IC design conference in an effort to propel chip development in the nation.

The Design Centers International Forum will be held on Dec. 4-5. It will be held at Ceitec's new building in Porto Alegre, Brazil. The event has one sponsor: CNPq, Brazilian National Council for Scientific and Technological Development.

"We are still looking for a second sponsor," according to a spokesman for Ceitec, who can be reached at the following e-mail address: julio@ceitec.org.br

Ceitec also has a preliminary program of the event. A government-backed entity, the Excellence Center for Advanced Electronic Technology or Ceitec, has launched seven IC design centers in the country and claims to have taped out Brazil's first "homegrown" chips.

Ceitec is also putting the finishing touches on what could be the nation's first semiconductor front-end wafer fab. The group is building a small-scale, 6-inch prototype fab in Porto Alegre, the capital of the state of Rio Grande do Sul. The fab is expected to begin production in 2008.



Related Links:

  • Brazil treads tough terrain in quest to become IC design hub



  •   Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
     
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    DoD Recognizes University Scientists For Basic Research
    Annual awards to university faculty to conduct next-generation research projects were announced this week by the Defense Department.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.



    All White Papers »   

      Design Resources
    Designing for a dual Galileo-based GPS system
    Malcolm Lomer of SiGe Semiconductor discusses GPS design challenges with the Galileo satellite system.
    More »
     
    Education and
    Learning


    Learn Now:












    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2010 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About