United Business Media EE Times


Search

HOMELATEST NEWSSEMICONDUCTORSMOST POPULARMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSS

 

Motorola joins Philips-ST R&D alliance for 90- to 32-nm processes for 300-mm wafers
Three-company partnership plans to jointly spend $1.4 billion by 2005







Silicon Strategies


PARIS -- Motorola Inc. today announced it will join a 300-mm wafer-processing R&D alliance between Royal Philips Electronics N.V. and STMicroelectronics in Crolles, France. The three companies have agreed to form a new five-year alliance to jointly pursue processes from the 90-nm to 32-nm nodes in the 300-mm R&D facility, located at STMicroelectronics' plant site near Grenoble, France.

In addition, the Motorola-Philips-ST alliance--now called "Crolles2"--will include development activities and process alignment efforts with silicon foundry giant Taiwan Semiconductor Manufacturing Co. Ltd. Last month, Philips, ST, and TSMC struck an R&D partnership for compatible 90- (0.09-micron) and 65-nm (0.065-micron) processes in production fabs (see March 5 story).

As part of the new Motorola-Philips-ST alliance, France's CEA/LETI laboratories will increase its research efforts in next-generation chip technologies at its nearby Grenoble labs.

"The beauty of this alliance is that it will dramatically accelerate the development of future technologies, ensure proliferation of those technologies throughout the industry, and at the same time result in lower costs for each member of the joint development project," said Fred Shlapak, president of Motorola's Semiconductor Products Sector, based in Austin, Tex.

"For Motorola, this kind of teamwork is a critical element for our 'asset-light strategy," he said, referring to the company's strategy to outsource up to half of its CMOS chips to outside foundries while concentrating on unique and advanced technologies (see Dec. 19 story).

The R&D partners said Motorola brings to the Philips-ST alliance its portfolio of leading-edge technologies, including silicon-on-insulator (SOI) and embedded MRAM (magnetoresistive random access memory) technologies as well as its experience in advanced copper interconnect processes. Motorola's new contribution will be added on top of the existing cooperation between Philips and ST in core CMOS processes, which includes embedded DRAM, SRAM and analog CMOS.

Motorola, Philips and ST will be equal technology partners in the "Crolles2" alliance in terms of capital expenditure, R&D costs and wafer load for the fab. Their joint investment will total $1.4 billion by 2005.

Philips in the Netherlands and ST, based near Geneva, have been technology-process partners for 10years. The two European chip makers expanded their cooperation to 300-mm wafer technology and pilot production at ST's plant site in Crolles, France, a couple of year ago (see April 13 story). On Thursday, reports of Motorola joining the Philips-ST alliance began to circulate in Europe prior to today's announcement.

Since the late 1990s, Motorola had been teamed with Advanced Micro Devices Inc. to develop next-generation copper-based process technologies, but that alliance is now ending at the 100-nm (0.10-micron) node. AMD has struck a new R&D partnership and 300-mm foundry agreement with Taiwan's United Microelectronics Corp. (see Jan. 31 story).

"The fact that Motorola has joined with us in the development of future semiconductor process and manufacturing technologies is a testament to the level of success that has already been achieved by Philips, STMicroelectronics and the various research institutes involved in the 'Crolles2' project," said Scott McGregor, CEO of Philips Semiconductors. "Being part of this comprehensive alliance in breakthrough technology development will put us in an unprecedented position to deliver the silicon system solutions that help people effortlessly connect to information, entertainment and services."

TSMC will participate with the Crolles2 alliance to achieve alignment of CMOS platform technology between the partners and its commercial foundry process.











  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Ready to take that job and shove it?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
Federal CTO Sees IT Leading U.S. Out Of Recession
Aneesh Chopra is looking to other CIOs to advise him on fleshing out a more detailed agenda to best serve the president's IT agenda.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.



All White Papers »   

  Around Silicon Strategies

FPGA startup crunch: These articles are part of a series that examines the status of various FPGA startups in light of the economic recession. Startups Abound Logic, Achronix Semiconductor and Cswitch are all on the hot seat. More...

10 fab technologies on the hot seat: There's trouble brewing in chip-making paradise. Delivery of chips at 32-nm and beyond won't be a cool breeze. EE Times has constructed the following list of 10 fab technologies that could make or break future IC scaling. More...

6 fab technologies on the bubble: It isn't going to be a slam-dunk to deliver chips at 32-nm and beyond. See our story about 10 fab technologies on the hot seat. Then read this article: 6 technologies on the bubble. More...

Our take on Intel-River: With its acquisition of embedded software leader Wind River Systems Inc., Intel Corp. has unambiguously signaled that it is again attempting to diversify beyond X86 processors. Here's our take on the deal. More...

CEVA's reversal: When Gideon Wertheizer, CEVA's CEO, came to New York to ring the closing bell at Nasdaq to celebrate the company's 10th year anniversary, he talked about CEVA's 21.6 percent revenue growth in 2008. More...

Hot technologies to watch for in 2009: Every technologist, marketer, industry analyst and reporter on a hunt for the next big thing is bracing for the 2009 Consumer Electronics Show scheduled less than a month away. More...

Top 20 predictions for semis in 2009: To help sort out the confusion in the market, EE Times has released its own chip forecasts--and other predictions--for 2009. So, what will happen in analog, FPGAs, foundry, memory, MPUs and other sectors? More...

Silicon 60 version 8.0 The EE Times 60 Emerging Startups list, first published in April 2004, has been updated to version 8.0 to reflect the latest corporate, commercial, technology and market conditions. More...

 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About