United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Execute or be executed
Print this article Email this article Reprints RSS Digital Edition

EE Times


GWENNAP_LINLEYWith quantum leaps in performance and legions of competitors, life is tough for those developing networking chips. But not developing them can be even tougher.

Consider Clearwater Networks. The startup burned through three years, three CEOs and $35 million to develop a simultaneous multithreaded network processor. But the company recently closed its doors after failing to complete the design.

I knew that Clearwater was in trouble when the company couldn't tell me, even under nondisclosure, how far the schedule had slipped. But this isn't the only network processor (NPU) company with execution problems.

EZchip announced plans to sample its first NPU in April 2001; the chip sampled in April 2002. Yet, the startup's NP-1 still became the first full-duplex 10-Gbit/second NPU to sample.

Agere preannounced its 10-Gbit/s NPU last summer, promising samples in early 2002, but now says that product will sample in the fourth quarter. Also announcing a nine-month slip in its 10-Gbit/s NPU was Vitesse, which blamed the delay on the closure of its Xaqti design center.

The problem extends beyond network processors. Startup Corrent had planned to sample a 10-Gbit/s security processor in the first quarter but has now redefined that product and pushed it back a full year, promising a 5-Gbit/s part in the third quarter to bridge the gap.

Some vendors are not even reaching their performance targets after delays. Azanda had planned to deliver an OC-192 traffic manager by the end of 2001, but the startup now plans instead to deploy an OC-48 version by mid-2002.

Several of these vendors cite weak demand for 10-Gbit/s products. Even if we delivered on time, they cry, no one would buy it. While the 10-Gbit/s market has not grown as forecast, there will be dozens of design wins this year and many more next year. The companies that deliver 10-Gbit/s silicon sooner will be in a good position to lock up design wins.

Despite this inventory of ineptitude, several companies (such as AMCC and Cavium) are delivering products reasonably close to schedule and promised performance. Others (such as Bay and Terago) are at least disguising delays by not preannouncing schedules and specs.

The moral: Before you buy into some PowerPoint presentation, check out the track record of the design team.

Linley Gwennap is Founder and Principal Analyst of the Linley Group (www.linleygroup.com).





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.


All White Papers »   

 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About