United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Better late than never?
Print this article Email this article Reprints RSS Digital Edition

EE Times


BIER_JEFF

After Odysseus left to fight in the Trojan War, the ever-patient Penelope waited 19 years for his return. Delayed by a few snags on the way back, Odysseus did eventually make it home, albeit much later than expected.

That phenomenon is not unknown in the world of microprocessors, in which new processors are often late-sometimes very late. It's a serious problem, particularly among high-performance chips. Moreover, in addition to being late, the chips are often not up to spec when they arrive.

In many ways, this is understandable. Developing any processor-especially high-end processors-is a massive undertaking, with more than ample opportunity for mishaps. But in their enthusiastic drive to promote new products, vendors often make overly aggressive projections about availability and performance. This effort to strengthen their competitive position and win ever-important early customer support can ultimately backfire.

System developers often design systems in anticipation of a particular new processor's becoming available at a certain time and with certain specs. If that doesn't happen, their plans can be severely disrupted. Entire companies have been doomed by delays in processor availability and chips that don't function as promised. Even delays of six months or less can be fatal in the cutthroat world of consumer products.

This problem, endemic in the processor world generally, is only amplified with DSPs. Because most DSP architectures are proprietary to a specific chip vendor, if a new processor isn't delivered on time it may be quite difficult for a system developer to switch to another processor. Even within a single vendor's product line, chips are often incompatible. That makes last-minute processor changes almost impossible to accommodate.

Certainly, processor vendors face a dilemma: They need to disclose new product information to their customers early, but such information is necessarily subject to change. At best, vendor projections are educated guesses. At worst, overly aggressive projections are misleading. Until vendors commit to giving their customers realistic projections-and updating those projections as their own expectations change-system designers must protect themselves. They must find a mast that will shelter them from the Siren songs that vendors sing.

Jeff Bier is the general manager of Berkeley Design Technology Inc. (www.bdti.com), a dsp technology analysis and software development company. Jonah Holmes of BDTI contributed to this column.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.


All White Papers »   

 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About