United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Can VCs alter chip design?
Print this article Email this article Reprints RSS Digital Edition

EE Times


WILSON_RONSoC design is increasingly a viable alternative to the purchase of standard-product ICs for teams developing complex systems. Data from diverse sources seems to attest to that. Designs that once would have been undertaken only by the most advanced semiconductor houses or one of a handful of major ASIC vendors are now being done in startup fabless chip companies or inside the systems OEMs themselves.

But before we take it for granted that this is another of those technological paradigm shifts, it might be a good idea to take a second look. The apparent migration toward SoC design-and in particular, design using customer-owned tooling flows-may be in part just another distortion left over from the Web bubble.

During the dumb old days, venture funds were throwing money at anything that looked like a networking infrastructure startup. There was supposed to be infinite demand for bandwidth of anything-wireline or wireless-carrying Web traffic, or even hosting the intranet traffic necessary to support Web transactions. If one guy had an idea for a chip to do wire-speed IP switching, why not fund 20 chip developments? How about a dozen startups doing SoCs for digital cameras that could be used to put images on Web sites?

The problem with this is that SoC designs, as they are currently conducted, require a huge front-end investment. It makes sense only if you have a high probability of large returns. In the absence of divine guidance, every startup that enters an application area reduces that probability and so, eventually, none of the investments makes sense. If, in today's colder climate, investors decline to fund such startups, we will see a rapid drop in the number of SoC design starts. In fact, we are seeing such reluctance. And this may well reduce the number of startups and systems houses that undertake an SoC design. That's not great news for the EDA or foundry businesses.

The good news is that this drop will translate into increasing interest in alternatives to SoC design. One alternative is using more off-the-shelf parts, limiting the customer-specific content to something that can be done in a modest ASIC or an FPGA. Another alternative is to get serious about platform-based design: using off-the-shelf, configurable but application-specific standard products and differentiating with software. The platform design enthusiasts have been arguing their technical case for several years now, with questionable results. But the venture community may sit in judgment on the issue and find in their favor.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.


All White Papers »   

 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About