United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Landscape is new for 2003
Print this article Email this article Reprints RSS Digital Edition

EE Times


It isn't often one gets to use a climatic metaphor in this business. But here it is January. The days are actually-but imperceptibly-growing longer. The shortest day of the winter has passed. But the nasty weather is just starting.

Economically, as well, it appears that the sharp contractions that tore the industry in the wake of the Internet bubble's rupture have passed, and a period of solid but nearly imperceptible growth has set in. Underlying indicators say that the industrial economy is in recovery. But you sure couldn't tell it from Silicon Valley, where some streets have no occupied office space at all, and everyone knows several good people who are still unemployed.

For companies that are holding on, cutting back staff and waiting for the good times to roll again, it's the beginning of a long, hard winter. Staff cuts will continue, business will grow slowly and spring, when it arrives, may be quite different than the one old-line companies were expecting.

The chip business has run to the mantra of "denser, faster, more integrated." The challenges have always been about achieving the next level of performance or integration or energy efficiency. How to pay for the design, or where to find a market, have never been issues.

But they sure are now. When we talk to design teams about their problems, be they startups or teams within large companies, we hear about lack of staff, lack of budget, inability to write a check for tapeout or inability to find a customer who can write a check for anything. We can do denser, faster and more integrated-we just can't pay for it.

This is creating a whole new kind of information gap in the engineering community. While conferences, publications and promotional activities continue to focus on the mantra-tool flows and foundries for 130 nm, new challenges for gigahertz design and systems-on-chip with 10 million gates-engineers are asking entirely different questions. How do I finish this design with half the staff? How do I cut the up-front design cost to zero in case we never sell this generation? How do I afford a tapeout when I only have $50k available to go to early production?

In this cold season, survivors will shift their attention to multichip solutions in older processes, to more extensive use of programmable logic and other off-the-shelf components, to outsourcing and creative financing of design budgets. It's a long time till summer.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.


All White Papers »   

 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About