United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 


Power MOSFETs stage new cell breakout
Print this article Email this article Reprints RSS Digital Edition

EE Times


BIANOCOMANO_VINCENTIt looks like some fab folks are again poking around in the silicon to get more out of power MOSFETs. That's an interesting turn of events, because less than two years ago the industry proclaimed packaging as the last roadblock. But the red flag's already out: Even some of today's best-of-class solutions are already seen as not good enough to secure higher efficiency and longer battery life in tomorrow's portables, and packaging for the moment has taken the power chips about as far as they can go.

Just as there appears to be no way out, it's a return to the silicon for better or worse, and round and round it's destined to go. It rather reminds me of those endless repeating dream sequences in a few episodes of The Twilight Zone, or that Monty Python skit in which some chap in jail facing a firing squad apparently awakens from his nightmare, only to have his mum tell him, "No, son, this is the dream, you're still back in the cell!"

As luck would have it, going "back into the cell" is again important for MOSFETs, with vendors taking another look at how to achieve higher cell densities to help lower on-resistance in particular. While device packaging seems as important as ever, the popular sentiment two years ago decrying the silicon's "diminishing law of returns" has changed. Now, the focus has returned to such activities as cleverly pruning some internal length, width or geometry of the semiconductor device.

The most recent gain comes from ON Semiconductor, which has found a new way to minimize cell pitch, ultimately boosting channel length and equivalent channel density in its trench devices. This technology, says the company, reduces on-resistance an average of 40 percent over competing products, which seems significant, given that there's been so much success to date in reducing it.

That's just one example. Other challenges on the road map include improving the speed of trench devices as well as the figure-of-merit in planar devices in the still-contentious planar vs. trench debate. Both issues seem destined to incorporate new materials technologies.

Ultimately, success will boil down to making the new manufacturing processes cost-effective. Fortunately, it's likely many of the evolving processes will be applicable to the new materials.





The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
SRC Expands R&D Centers
The Semiconductor Research Corp has added a new center to its university R&D efforts.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.


All White Papers »   

 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About