Breaking News
Content by BrianBailey
Member Since: November 26, 2012
Blog Posts: 616
Posts: 473

posted in May 2013

All (32)           Blogs (23)           Comments (9)          
What were they thinking: Overly complex design
Engineering Pop Culture!  
5/31/2013   12 comments
I think Wile E. Coyote was the kind of person who created many of the patents I find to write about in my “what were they thinking” series. You know what I mean – those absurdly complicated gadgets...
Comment: re: Physical process simulation - 5/29/2013
EDA/IP weekly roundup – May 29th 2013
5/29/2013   Post a comment
ARM, ATopTech, Atrenta, Avery, Cadence, ClioSoft, Concept, EnSilica, G-Analog, Kilopass, Mentor, National Photonics, PRO DESIGN, ProximusDA, S2C, Silicon Frontline, STMicroelectronics, Synopsys, TSMC, UMC and Xilinx made the lineup today. See here for their news…
Preparing for DAC: Keynotes and the IoT
5/29/2013   2 comments
If the Internet of Things or increased mobile connectivity excites you, or scares you, you may want to go the three keynotes at DAC this year…
Physical process simulation
5/28/2013   2 comments
Coventor simulates the fabrication process and they have just done a major upgrade to their SEMulator3D product…
What were they thinking: Confessing to an apparition
Engineering Pop Culture!  
5/24/2013   3 comments
This is an interesting patent in that it has some sensible elements and some that are are totally crazy...
Penetration of Verification IP
5/23/2013   Post a comment
How does the market for verification IP compare to design IP...
Semi market contracted in 2012
5/22/2013   Post a comment
According to IDC, the semiconductor market contracted 2.2% last year although larger companies saw bigger losses...
EDA/IP weekly roundup – May 22nd 2013
5/22/2013   Post a comment
Aldec, Avery, Berkeley, Cadence, Cypress, DAC, GlobalFoundries, IDC, Imec, Imperas, Mentor, Oasys, OpSIS, Real Intent, Renesas, Samsung, SEMI, Si2, Tezzaron and TSMC made the lineup today. See here for their news…
Preparing for DAC: Technical panels
5/21/2013   Post a comment
There are eight panels at DAC this year. Which ones should you attend?
Just in the nick of Tempus
5/20/2013   Post a comment
Cadence has introduced a new signoff timing simulator that introduces multi-core path-based analysis that they say will provide a 10X performance increase and 3% reduction in pessimism…
What were they thinking: exhibiting at DAC
5/17/2013   10 comments
Every year there are new companies exhibiting at DAC and we all know that most of them will not be back. Here are two very likely candidates for that list…
How much of the chip does IP fill?
5/16/2013   1 comment
How much content does it take to maker a chip unique? Maybe less than you think.
EDA/IP weekly roundup – May 15th 2013
5/15/2013   Post a comment
Real Intent, Synopsys and Yamaha made the lineup today. See here for their news…
EDA in the Cloud: OneSpin says your design is secure
5/15/2013   Post a comment
OneSpin has a new offering that makes your design secure even while utilizing Cloud services…
Atrenta’s Ajoy Bose: 2nd rising of EDA
5/14/2013   Post a comment
This is the second part of an interview conducted with Ajoy Bose, CEO of Atrenta. He talks about EDA in the past and the future...
What were they thinking: Your remains
5/10/2013   1 comment
Death and taxes may be taken for granted, but what happens after that...
What will the IP landscape look like in the future
5/9/2013   1 comment
This is the first in a series of industry feedback I received from an IP survey sent out some weeks ago. Today the question is what will the IP landscape look like in the future…
Collection: Intellectual Property (IP)
5/8/2013   Post a comment
Articles, opinions and commentaries related to intellectual property (IP)…
EDA/IP weekly roundup – May 8th 2013
5/8/2013   Post a comment
Agilent, AMD, Cadence, CircuitSutra, ClioSoft, eMemory, Evatronix, Fishtail, Forte, MOSIS and Synopsys made the lineup today. See here for their news…
Sage solving an orphan EDA problem
5/7/2013   3 comments
What do you do when a problem exists that needs a new solution, but the number of potential customers is small? Expand the market…
A new kind of IP company
5/6/2013   1 comment
AMD is going to try a new business model that if successful could be the start of a new trend...
What were they thinking: Gluteal cleft
5/3/2013   4 comments
Where in the US is it permitted for men to show their gluteal cleft while being illegal for women?
EDA/IP weekly roundup – May 1st 2013
5/1/2013   Post a comment
ARM, Cadence, CEVA, Freescale, GlobalFoundries, Nanette Collins, OneSpin, Sonics, Synopsys and Triquint made the lineup today. See here for their news…

EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Synthesize Your Own RTOS for FREE!
Max Maxfield
My chum Bob Zeidman, president of Zeidman Technologies, is always involved in something interesting. Some time ago, for example, he told me about SynthOS. This little scamp can ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)