Breaking News
Content by BrianBailey
Member Since: November 26, 2012
Blog Posts: 616
Posts: 473

posted in June 2013

All (30)           Blogs (23)           Comments (7)          
IP integration: what standards do we need?
6/27/2013   4 comments
IP integration is becoming a very important and difficult issue. What needs to happen to make this easier? Are we developing the right standards?
EDA/IP weekly roundup – June 26th 2013
6/26/2013   Post a comment
Accellera, Agilent, Cadence, Gartner, MathWorks, Mentor, Synopsys, Tektronix, UltraSoC, UMC and Verifyter AB made the lineup today. See here for their news…
RoboCup is about to kick off in Eindhoven and Mathworks will be there
6/25/2013   1 comment
What has soccer/football got to do with EDA? When it is played by autonomous robots, it is all about design in this student competition…
Semico has some eye popping numbers
6/24/2013   Post a comment
Semico Research Corp has been looking into the rising costs associated with new process nodes and the numbers don’t look pretty…
Is small always sexy
6/21/2013   1 comment
Silicon Frontline is going for the big devices in its power analysis tool...
What were they thinking: F for parking
6/21/2013   5 comments
Parking should not be difficult, unless of course you are misdirected...
DAC Keynote from James Truchard
6/19/2013   1 comment
James Truchard says the future is all about platform based design and that if you are an RTL designer, you had better start becoming a software engineer…
EDA/IP weekly roundup – June 19th 2013
6/19/2013   Post a comment
Arasan, Cadence, IBM, IEEE, Intellitech, Mentor, Real Intent, Toshiba, UMC and X-FAB made the lineup today. See here for their news…
Atrenta’s Ajoy Bose: lessons from an entrepreneur
6/18/2013   1 comment
What would Ajoy Bose say to an aspiring entrepreneur?
Formality tackles ECOs
Product News  
6/18/2013   Post a comment
Synopsys' Formality tackles ECOs and cuts re-verification time from hours to minutes
What were they thinking: A place to sleep
6/14/2013   Post a comment
An interesting little patent today that shows how simple a patent can be...
Synopsys releases one library to rule them all
Product News  
6/12/2013   Post a comment
Synopsys has released a new physical library kit and set of scripts that they claim can provide some significant benefits across the entire SoC…
EDA/IP weekly roundup – June 12th 2013
6/12/2013   Post a comment
Analog Bits, Atrenta, Carbon, Cypress, Gartner, Imagination, Rambus, SK Hynix, Synopsys, Toshiba and Wi-LAN made the lineup today. See here for their news…
DAC in Austin: success or failure
6/11/2013   6 comments
The numbers are in for the 50th anniversary DAC in Austin. How did this year fare compared to previous years…
DAC Keynote: Gregg Lowe
6/11/2013   Post a comment
Gregg Lowe of Freescale gave the first of the keynotes at DAC 2013. He says that the Internet of Things will create several challenges such as power efficiency that have to be overcome…
DAC 2013 theme
6/7/2013   1 comment
What was the theme for DAC 2013? I think one area became a distinct theme given how broadly it was talked about...
What were they thinking: Slithering a snake
Engineering Pop Culture!  
6/7/2013   6 comments
How many of you have a pet snake and want to take it for slither? Well, you just may need this invention...
EDA/IP weekly roundup of back end and foundry related news – June 5th 2013
6/5/2013   Post a comment
ARM, Globalfoundries, Mentor, Samsung and Synopsys made the lineup today. See here for their news…
EDA/IP weekly roundup of product and IP news – June 5th 2013
6/5/2013   Post a comment
Adapt-IP, Agilent, Atrenta, ATopTech, Ausdia, Berkeley, Blue Pearl, Cadence, Carbon, CircuitSutra, CMP, Cortus, Forte, IPextreme, Khalifa, Kozio, Mentor, Microsemi, Plunify, Target Compiler, Vayavya and Xilinx made the lineup today. See here for their news…
EDA/IP weekly roundup of standards news – June 5th 2013
6/5/2013   Post a comment
Accellera, DAC, IEEE, Stanley Krolikoski, Si2 and TechAmerica made the standards lineup today. See here for their news…
Day one at DAC
6/4/2013   Post a comment
Day one of the events at DAC was a busy, busy affair….
ARM announces AMBA 5 CHI - the Coherent Hub Interface
6/3/2013   Post a comment
ARM has now named the 16 core architecture with CoreLink cache coherent network and dual memory controllers as AMBA 5 Coherent Hub Interface…
Jasper and Duolog tackle IP integration problems
6/3/2013   Post a comment
Jasper and Duolog are creating integrated design and verification flows that tackle some of the toughest problems associated with integrating hundreds of IPs into an SoC…

EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Aging Brass: Cow Poop vs. Horse Doo-Doo
Max Maxfield
As you may recall, one of the things I want to do with the brass panels I'm using in my Inamorata Prognostication Engine is to make them look really old. Since everything is being mounted ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)