United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 

Platform-based design: A choice not a panacea

By Richard Goering

The good news is it limits choices, which means faster time-to-market. The bad news? It limits choices-by constraining flexibility and, thus, performance compared with full custom or ASICs.

Click here for complete story

Related stories:
Platforms and marketing: What a concept
Programmable platforms will rule
High on Mescal

NetSeminarı
Platform-based Design: A choice not a panacea
VIEW ARCHIVED VERSION
Moderated by Richard Goering, CMP Electronics Group Editorial Director, Design Automation, Editorial Director, EEdesign.com

Platform-based design is hailed by some as a design style that will take over system-on-chips, and is viewed with skepticism by others. Definitions of platform-based design are vague, and most platforms are still in their infancy. What exactly is platform-based design, and where is it most likely to take hold? Where has it succeeded, and where has it fallen short? Our expert panelists will offer differing points of view.

Panelists:
• Bob Altizer, President and Principal Consultant, BASYS Consulting
• Grant Martin, Fellow in the Labs of Cadence Design Systems
• Gary Smith, Director and Chief Analyst; Electronic Design Automation Service; Design & Engineering Cluster

To register, click here.

Sponsored by Synopsys

Related Links

  • Introducing Synopsys' Hierarchical Design Planning Tool: Floorplan Compiler
  • Synopsys' DC Ultra: The Synthesis Platform for Today's Designs
  • Synopsys' SVP Cafı: Delivering Semiconductor Vendor and Product Support Information
  • Synopsys Professional Services helps solve your toughest SoC design challenges
  • SystemC Design and Verification: Simulate Hardware and Software in Minutes
  • Intellectual Property: DesignWare - Your Foundation for SoC Design and Verification
  • Smart Verification with VCS 7.0 - It changes simulation FOREVER!
  • OpenVera Verification IP Accelerates Testbench Development
  • See Synopsys Test Solutions at ITC'02
  • Synopsys Design Integrity Solutions: Making Sure Chips Work
  • Synopsys Users Group, Boston 2002. Register Today!
      Free Subscription to EE Times
    First Name Last Name
    Company Name Title
    Email address
      Click here for your Free Subscription to EETimes Europe
  •  
    CAREER CENTER
    Looking for a new job?
    SEARCH JOBS
    SPONSOR

    RECENT JOB POSTINGS
    CAREER NEWS
    Engineers take a bad year in stride
    According to the findings of the 2009 EE Times Global Salary & Opinion Survey, generally, engineers are satisfied with their career choices.

    For more great jobs, career related news, features and services, please visit EETimes' Career Center.


    All White Papers »   

     
    Education and
    Learning


    Learn Now:












    Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
    Network Websites
    International
    Network Features




    All materials on this site Copyright © 2009 TechInsights, a Division of United Business Media LLC All rights reserved.
    Privacy Statement | Terms of Service | About