United Business Media EE Times


Search

HOMEMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSSMost Popular contentTrusted Sources

 

RENEWED CONFIDENCE
Print this article Email this article Reprints RSS Digital Edition

EE Times


A recent trip to Asia renewed my confidence that the electronics industry is recovering. We can attribute this to the insatiable demand for consumer electronics and the second generation of digital convergence, or what I call the third digital wave in electronics. The first was the analog wave that began in 1970 that swept in TV and VCRs. The first digital wave broke in 1980 and ushered in the PC. The second digital wave began in 1990 with digital consumer products and networks.

During the next five years, don't expect a killer app in this third wave. Instead, the industry is maturing. And so, we're seeing new applications for electronics products, including HDTV, but the real emphasis is on adding functionality and delivering well-integrated products at a reasonable price. After all, tech-savvy users shouldn't be the only ones who know how to program a VCR.

The industry's collective goal is the proper design, delivery and branding of our products because the time to adoption is short, and consumers are fickle. All of which conspires for an efficient means of designing systems on chip (SoCs). The industry just can't design custom logic for the entire chip because it's too costly. Recent figures suggest the R&D investment in just 10 custom chips could be as much as $300 million. Even in a healthy economy, that's a risky investment.

Efficient SoC design means a vibrant intellectual property model, where IP vendors aren't just providing RTL code. It means addressing the design challenges of standard chip interfaces. While we've been waiting for a rebound, project teams have been adding interfaces around the processor core of older SoC designs. They've increased functionality, but created new verification problems. Verification continues to occupy 60 to 80 percent of the design cycle, and a staggering 43 percent of respins are due to inadequate functional verification.

A robust chip interface enabler with a strong verification IP architecture is the answer.

Sanjay Srivastava, President and Chief Executive Officer, Denali Software Inc., Palo Alto, Calif.






  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Looking for a new job?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
DoD Recognizes University Scientists For Basic Research
Annual awards to university faculty to conduct next-generation research projects were announced this week by the Defense Department.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.


All White Papers »   

 
Education and
Learning


Learn Now:












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2010 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Terms of Service | About