United Business Media EE Times




Search

HOMELATEST NEWSSEMICONDUCTORSMOST POPULARMARKET INTELLIGENCE UNITFORUMSDESIGNNEW PRODUCTSCAREERSBLOGSCONTACTEVENTSSIGN UP!RSS

 

Tensilica shows speed








EE Times


Linley Gwennap

Showing the power of customizable processors, Tensilica recently posted record EDN Embedded Microprocessor Benchmark Consortium (EEMBC) scores for its Xtensa architecture. Those scores capitalized on Tensilica's configurable design approach to create a processor optimized for the benchmark tasks.

Like ARC Cores and others, Tensilica has touted the virtues of its configurable architecture since its first public disclosures two years ago.

Until now, the company hasn't been able to show that its approach delivers better performance than off-the-shelf processors. But the new scores make the case. On EEMBC's ConsumerMark, for example, a 200-MHz Xtensa design outscored a 550-MHz AMD K6-III by 5.8x. On the telecom benchmark, Xtensa even outperformed TI's 300-MHz C6203 very long-instruction-word DSP by 25 percent. (TI has not yet posted EEMBC scores for its new, 600-MHz C6403 DSP.)

The scores hinge on Tensilica's customizations. The design used for the ConsumerMark score added more than 100,000 gates to the baseline Xtensa design, quintupling its size. But the extra gates delivered a 17x performance boost over the baseline design.

ConsumerMark consists of JPEG compression and decompression, filtering and color-space conversion. In real systems, specialized hardware often handles those tasks. That hardware would have taken less space than the 100,000 gates for the CPU customizations.

Though standard hardware is available for the common functions in this benchmark, Tensilica's design process can be adapted to any function that is needed.

That flexibility leads to slower clocks, because Xtensa processors are synthesized. The benchmarked Xtensa design runs at 200 MHz in 0.18 micron, slower than the K6-III and most similar embedded processors. So, Xtensa's performance shines only when the design has been customized for the application at hand.

Fortunately, the company's tool suite lets designers quickly create and simulate new configurations and even new instructions. But to achieve the huge performance gains on the EEMBC benchmark required several weeks of effort.

The new data shows Tensilica's configurability can raise performance within a wide range, depending on the task at hand. Designers hoping their application falls near the top of that range will soon be examining Xtensa.

Linley Gwennap, Co-author of "A Guide to Network Processors" (www.linleygroup.com/npu), is principal analyst of the linley group.










The views and opinions expressed in this column are strictly those of the author and should not be taken as an editorial position of EE Times or any of its other editors, publications or Web sites.


  Free Subscription to EE Times
First Name Last Name
Company Name Title
Email address
  Click here for your Free Subscription to EETimes Europe
 
CAREER CENTER
Ready for a change?
SEARCH JOBS
SPONSOR

RECENT JOB POSTINGS
CAREER NEWS
10 Search Engines You Don't Know About
Go beyond Google and get vertical. These specialized search sites will help you find the business information you need -- fast.

For more great jobs, career related news, features and services, please visit EETimes' Career Center.


All White Papers »   


 

FEATURED TOPIC



ADDITIONAL TOPICS












Home | About | Editorial Calendar | Feedback | Subscriptions | Newsletter | Media Kit | Contact | Reprints|  RSS|   Digital|  Mobile
Network Websites
International
Network Features




All materials on this site Copyright © 2008 TechInsights, a Division of United Business Media LLC All rights reserved.
Privacy Statement | Your California Privacy Rights | Terms of Service | About