SAN JOSE, Calif. — With over half of embedded-system designs running behind schedule according to a recent EETimes survey, it is no wonder that Mentor Graphics was demonstrating its latest Sourcery CodeBench Virtual Edition at DESIGN West 2013 (April 22-25, San Jose Conference Center). Mentor's Sourcery CodeBench in an integrated development environment (IDE) that allow the software for a system-on-chip (SoC) to be written before the chip is fabricated, using simulators for debugging. The Virtual Edition integrates Vista Virtual Prototypes with Veloce software simulation and hardware emulation of the SoC. Embedded Sourcery CodeBench Virtual Edition accelerates time-to-market, according to Mentor, which claims it is the cure to the scourge of 58 percent of embedded systems designs being behind schedule.
"Sourcery CodeBench Virtual Edition cuts time-to-market with an integrated development environment for SoC software that leverages our hardware design tools," said Glenn Perry, general manager of Mentor Graphics Embedded Software Division at the recent Global Press eSummit 2013. "Mentor has embedded our hardware design intelligence directly into this native software development environment."
Embedded Sourcery CodeBench Virtual Edition allows virtual prototypes to be written in OSCI SystemC, QEMU, ARM FastModels and other modeling formats to provide real time and offline debugging from the earliest pre-silicon phases, through intermediate hybrid phases using both virtual prototyping and hardware emulation, all the way to debugging the final SoC on its printed-circuit board. All along the way, the hardware stays tuned and optimized for the end-application by providing deep visibility into all system states pre- and post-silicon.
Click on image to enlarge.
Over half of embedded systems using 32-bit processors and an RTOS get behind schedule according to an EETimes study cited by Mentor as evidence of a need for its Embedded Sourcery Virtual Edition.
SOURCE: EETime/ESD Embedded Systems Study
The companion Sourcery Analyzer allows designers to visualize all system data to quickly track down errant software/hardware interactions that are difficult to identify if the software was developed on a non-native platform. Designed for embedded Linux, the kernel supports time-stamped data formats including Linux Trace Tookit (LTT) to quickly identify bottlenecks in critical code sections. The Sourcery CodeBench Virtual Edition is integrated with Mentor's Vista platform for early abstract functional models of the hardware before and after it is implemented in register transfer level (RTL) format.