REGISTER | LOGIN
Breaking News
Design How-To

Grasp the critical issues for a functioning JESD204B interface

More Related Links
View Comments: Oldest First | Newest First | Threaded View
skaneta
User Rank
Author
re: Grasp the critical issues for a functioning JESD204B interface
skaneta   4/26/2013 4:26:26 PM
NO RATINGS
Hi guys, This looks like a good, practical overview of the JESD204B standard. Since I'm sure Analog Devices would like this to be as easy as possible for people to adopt, are you planning to release a Verilog or VHDL IP core that engineers can just drop in and connect to FPGA transceivers? The standard seems straightforward but it looks like there's a fair amount of firmware development involved. Just curious, I know there are other manufacturers would probably gain from such an effort on your part. Thanks!

Adesimone
User Rank
Author
re: Grasp the critical issues for a functioning JESD204B interface
Adesimone   4/30/2013 7:21:01 PM
NO RATINGS
Analog Devices is not planning on releasing JESD204 IP for FPGA use. Instead, interoperability work is ongoing with FPGA vendors and IP houses to ensure that the available IP works properly with our converters. This allows the designer to select an IP that is optimized for their chosen logic device and application. Analog Devices offers an FPGA reference design section on the wiki page (wiki.analog.com) including one for a JESD204B Analog to digital converter (AD9250). The AD9250 JESD204B reference design is located at: wiki.analog.com/resources/fpga/xilinx/interposer/ad9250.

skaneta
User Rank
Author
re: Grasp the critical issues for a functioning JESD204B interface
skaneta   4/30/2013 9:33:18 PM
NO RATINGS
Ah, I see. I'll check it out. Thank you for getting back to me!

Most Recent Comments
rick merritt
 
Tim R Johnson
 
ewertz
 
antedeluvian
 
ewertz
 
perl_geek
 
R_Colin_Johnson
 
perl_geek
 
R_Colin_Johnson
Most Recent Messages
11/19/2017
3:31:42 PM
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed