REGISTER | LOGIN
Breaking News
News & Analysis

New FPGA-based USB 3.0 SuperSpeed Device Controller From SLS

11/11/2014 10:40 AM EST
1 Comment
More Related Links
View Comments: Newest First | Oldest First | Threaded View
hsheth0
User Rank
Author
Excellent
hsheth0   11/22/2014 1:37:46 AM
This feature will definatly decrease the pin usage of FPGA by USB3.0 Phy plus reduce the cost of USB3.0 phy.

Most Recent Comments
rick merritt
 
Tim R Johnson
 
ewertz
 
antedeluvian
 
ewertz
 
perl_geek
 
R_Colin_Johnson
 
perl_geek
 
R_Colin_Johnson
Most Recent Messages
11/19/2017
3:31:42 PM
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed