Advertisement
REGISTER | LOGIN
Breaking News
Slideshow

15 Views from a Silicon Summit

Macro to nano perspectives of chip horizon
1/16/2017 00:22 AM EST
4 comments
NO RATINGS
1 saves
Page 1 / 10 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
realjjj
User Rank
CEO
Re: Clarification on 2.5nm
realjjj   1/17/2017 9:25:02 AM
NO RATINGS
I assume more than 2 wires would be required for a complementary FET to lead to such an increase in density?

MWagner_MA
User Rank
Author
cost going down even with capital expenditures figured in?
MWagner_MA   1/17/2017 7:36:58 AM
NO RATINGS
It would be interesting to know that has has Moore's law figured in the capital expenditure costs of the equipment to make the silicon in the past?  I would imagine the cost of this to skyrocket as we approach 2.5nm.  Comments?

rick merritt
User Rank
Author
Re: Clarification on 2.5nm
rick merritt   1/16/2017 5:54:17 PM
NO RATINGS
Thanks for the clarification...and the decoder ring ;-)

 

ScottenJ
User Rank
Author
Clarification on 2.5nm
ScottenJ   1/16/2017 2:31:29 PM
NO RATINGS
"Nevertheless, a 2.5-nm generation stacking n- and p-nanowires could deliver 60–70% density increases into the year 2025, he said, citing a simulation run by process-modeling specialist Coventor."

To clarify, I have seen a process integration scheme simulation done using Coventor software, it wasn't done by Coventor. I didn't disclose who did it.

Most Recent Comments
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed