REGISTER | LOGIN
Breaking News
Comments
Newest First | Oldest First | Threaded View
old account Frank Eory
User Rank
Author
re: Intelligently integrated physical design and verification eliminate late-stage surprises and manual fixes
old account Frank Eory   1/5/2011 9:14:01 PM
NO RATINGS
Excellent article, and nice to see that Synopsys has implemented this fix-as-you-go methodology for IC Compiler. Engineers sometimes think the P&R tool should simply not create DRC violations in the first place, but as the author pointed out, early versions of the router tech file don't always have all the rules -- so some violations are inevitable when doing a first design in a new process node. This looks like an excellent approach to solving that problem.



Most Recent Comments
Like Us on Facebook
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Martin Rowe

Test Tool Finds Ethernet Wiring Errors
Martin Rowe
Post a comment
When my house was renovated several years ago, I had the electrician install network outlets in numerous places, then run the LAN cables to a wiring closet. But he didn't document the ends ...

Martin Rowe

Local Electronics Store Supplies Engineers and Hobbyists
Martin Rowe
5 comments
Rochester, N.Y. — Tucked away in this western New York city known for its optics is Goldcrest Electronics, a local store that's supplied businesses and individuals with electronic ...

Martin Rowe

How to Transform a Technology University (Book Review)
Martin Rowe
1 Comment
The Presiding Genius of the Place by Alison Chisolm. WPI, Worcester, Mass., 234 pp., 2016. Engineers love to discuss, and often criticize, engineering education. They often claim ...

Max Maxfield

Aloha from EEWeb
Max Maxfield
Post a comment
Just a few minutes ago as I pen these words, I posted this blog about this month's Cartoon Punchline Competition over on EEWeb.com.